Analysis of multi-valued combinational circuits using digital calculus. by Ajabnoor, Yousef M.,
INFORMATION TO USERS
This was produced from a copy of a document sent to us for microfllming. While the 
most advanced technological means to photograph and reproduce this document 
have been used, the quality is heavily dependent upon the quality of the material 
submitted.
The following explanation of techniques is provided to help you understand 
markings or notations which may appear on this reproduction.
1. The sign or “ target” for pages apparently lacking from the document 
photographed is “Missing Page(s)” . If it was possible to obtain the missing 
page(s) or section, they are spliced into the film along with adjacent pages. 
This may have necessitated cutting through an image and duplicating 
adjacent pages to assure you of complete continuity.
2. When an image on the film is obliterated with a round black mark it is an 
indication that the film inspector noticed either blurred copy because of 
movement during exposure, or duplicate copy. Unless we meant to delete 
copyrighted materials that should not have been fîlmed, you will find a 
good image of the page in the adjacent frame.
3. When a map, drawing or chart, etc., is part of the material being photo­
graphed the photographer has followed a definite method in “sectioning” 
the material. It is customary to begin filming at the upper left hand comer 
of a large sheet and to continue from left to right in equal sections with 
small overlaps. If necessary, sectioning is continued again—beginning 
below the first row and continuing on until complete.
4. For any illustrations that cannot be reproduced satisfactorily by 
xerography, photographic prints can be purchased at additional cost and 
tipped into your xerographic copy. Requests can be made to our 
Dissertations Customer Services Department.
5. Some pages in any document may have indistinct print. In all cases we 




3 00  N. ZE E B  ROAD,  ANN A R B O R ,  Ml 4 8 1 0 6  
18 B E D F O R D  ROW,  L ONDON W C I R  4 EJ ,  EN G L AN D
7918735
AJABNOORt YOUSEF MOHAMMED
ANALYSIS OF MULTI-VALUED COMBINATIONAL 
CIRCUITS USING DIGITAL CALCULUS.
THE UNIVERSITY OF OKLAHOMA, P H .D . ,  1979
UniversiWMioOTlms
International 3 o o n . z e e s  r o a d , a n n  a r b o r , m i  4 8 i o 6
THE UNIVERSITY OF OKLAHOMA 
GRADUATE COLLEGE
ANALYSIS OF MULTI-VALUED COMBINATIONAL 
CIRCUITS USING DIGITAL CALCULUS
A DISSERTATION 
SUBMITTED TO THE GRADUATE FACULTY 




YOUSEF M. AJABNOOR 
Norman/ Oklahoma 
1979
ANALYSIS OF MULTI-VALUED COMBINATIONAL 





To my parents, my wife Amal, and my daughter
Mar am
ACKNOWLEDGMENTS
Having completed this work, I would like to 
express my gratitude and extreme appreciation to my 
advisor Professor Samuel C. Lee for suggesting the topic 
of this dissertation and his continuous and knee super­
vision. 1 would also like to thank my committee members 
Professor M.Y. El-Ibiary, Professor J.A. Payne,
Professor S.B. Eliason, and Professor B.A. Magurn for 




In this dissertation. Boolean differential calculus 
is extended to a more general calculus which will be applicable 
to not only binary switching systems and Boolean switching 
systems, but also multi-valued switching systems. This genera­
lized Boolean differential calculus is called.multi-valued 
digital calculus, or simply digital calculus. In this genera­
lization, the Boolean partial derivative and the Boolean total
differential of a Boolean function are extended to multi-valued
/
partial derivative and multi-valued total differential of a multi­
valued function defined on a potentially implementable multi­
valued algebra, respectively. A computer method for computing 
multi-valued partial derivative and multi-valued total differential 
is presented.
The main objective of this research is to investigate 
the theory that is necessary for developing non-binary digital 
systems. In particular, it is concerned with the development 
of the theory of digital calculus defined on potentially im­
plementable multi-valued algebra and its applications to the 
design of hazard-free multi-valued digital systems.
Potentially implementable multi-valued algebras are 
discussed and the multi-valued digital systems derived from them 
are studied. In the consideration of multi-valued digital system 
design, multi-valued digital calculus is applied to the derivation
of a complete set of tests for detecting permanent faults on 
primary input and internal lines of a multi-valued combinational 
circuit of these systems. Examples illustrating fault detection 
using multi-valued digital calculus are given.
Two general procedures, one for static-hazard detection 
and one for static hazard-elimination after they are detected, 
in a multi-valued combinational circuit are presented. The 
detection procedure utilizes the equivalent normal form (ENP) 
of the given circuit and multi-valued digital calculus. The 
elimination procedure uses a technique of adding redundant 
circuitry to the given circuit. Examples illustrating these 
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Today, we are living in a world of binary digital 
systems, such as digital watches, digital calculators, 
digital c o m p u t e r s e t c .  Especially, in the last few 
years, the technology of two-valued switching components 
which make up the binary digital systems has been greatly 
improved which makes binary digital systems cheap and 
reliable. However, the binary digital system is only a 
subset of a more general class of digital systems, namely 
multi-valued digital systems. Considerable advantages may 
be gained by considering multi-valued digital systems 
over binary digital systems (two-valued digital systems). 
For instance,
(1) The size and speed of binary circuit
components and memory devices approach­
ing to its limit. The binary number 
system has been used throughout the 
entire development of computer technology.
The growth of computation systems and 
the need to process increasing volumes
of data faster has resulted in the develop­
ment of large scale integration (LSI) 
integrated circuits. However, the volume 
of data continues to increase while the 
circuit components and memory devices 
approach to their practical limit in 
size and speed. The design of computa­
tion systems in other number systems 
seems to be a logical solution to the 
continued increase in volume of data to 
be processed by digital computers.
(2) Pin limitation problem of binary LSI.
One of the most important problems in 
designing very large binary LSI is the 
pin limitation of the integrated cir­
cuits. Multi-valued switching circuits 
allow each input pin to accept and each 
output pin to deliver more information; 
therefore, for the same amount of infor­
mation transfer, the total number of pins 
required in an integrated circuit chip 
containing multi-valued switching elements 
is much less than that of an integrated 
circuit chip with binary elements. As 
a simple example, in binary system, 
eight input pins of an integrated circuit
chip are sufficient to accept any of 
the 256 numbers whereas only six input 
pins are needed (a one-fourth pin number 
reduction) ternary (3-valued) switching 
circuit is used.
(3) The need of decimal-to-binary and 
binary-to-decimal conversions. Since 
man works with decimal numbers, it is 
desirable to have a computer which 
accepts decimal numbers, processes 
them, and produces decimal numbers 
directly to eliminate the process of 
converting back and fourth between deci­
mal and binary numbers which are required 
in binary-numbers based computers.
(4) Increasing reliability and reducing 
cost of analog and digital circuitry.
In the past, few multi-valued switching 
circuits have been built because of 
high cost and low reliability. How­
ever, the price for binary digital 
circuits has been decreasing and will 
continue to drop in the future. At the 
same time, the industry is building 
more reliable and testable multi-valued 
switching circuits.
Even though we all know that there are so many 
obvious advantages of using multi-valued digital systems 
over the binary digital systems such as those described 
above, the theory needed for developing such systems has 
not yet been developed. This research is devoted to the 
investigation of multi-valued switching system theory and 
its application to the design of reliable multi-valued 
digital systems.
1.2 Relevant Works and Statement of the Problems
No one will dispute that the biggest advance in the 
history of mathematics, which set the foundation for the 
beginning of the modern mathematics era, was the discovery 
of calculus by Newton and Leibniz. The discovery of ordinary 
calculus solved many problems in mathematics and related 
areas. Computer scientists have found that the develop­
ment of Boolean differential calculus can solve many 
digital design problems in a systematic way and it makes 
these problems quite simple to solve. The concept of 
Boolean derivative (Boolean difference) of a Boolean 
function, introduced first by Reed [1] in 1954, has been 
more thoroughly investigated in two papers due to Akers [2] 
and to Sellers, Hsiao, and Bearson [3]. In both these 
papers, various differential operators are introduced and 
described in connection with their application to switching 
problems. Boolean differential calculus, introduced by
Thayse in 1971 [4] encompasses and generalizes the alge­
braic concepts introduced by the former researchers.
Recently, Lee [5,6, Reference 7, Chapter 2 and 3] further 
extended it to binary-vector Boolean differential calculus.
It has been shown [6] that any Boolean function can be 
analytically represented by a binary-vector switching 
function. Properties and canonical forms of it were 
presented.
The development of multi-valued digital systems 
began in 1920 with the work of Post [8] and Luikasiewiez [9]. 
Multi-valued switching algebra, introduced first by 
Rosenbloom [10] in 1942 and called Post Algebra of order m 
where m^2 , has been formulated in two papers due to 
Vranesic, Lee, and Smith [11] in 1970 and to Su and Sarries 
[12] in 1972. Multi-valued digital systems have been also 
attacked by many researchers [13-17].
The area of multi-valued switching systems is 
widely open for research; many problems need to be solved 
by the digital designers and researchers in order to make 
the multi-valued digital system practical. In this research, 
it is intended to find a mathematical foundation for the 
analysis and design of multi-valued digital systems by 
extending Boolean differential calculus into a more general 
calculus which will be applicable not only to binary switching 
systems, but also to multi-valued switching systems. In 
particular multi-valued digital calculus will be applied to
solve fault detection, static hazard detection, and static 
hazard elimination problems in multi-valued combinational 
switching circuits.
1.3 Research Objectives and Description of the Research 
The first objective of this research is to extend 
two-valued partial derivative and two-valued total differential 
into multi-valued partial derivative and multi-valued 
total differential, respectively, which includes a study 
of multi-valued switching functions that are completely 
characterized by the algebraic properties of their asso­
ciated differentials. The second objective is to develop 
the theory of the multi-valued partial derivative and the 
total differential and their applications to the test 
generation for fault detection, static hazard detection, 
and static hazard elimination in multi-valued combinational 
switching circuits. The research can be described by the 
following three parts.
(1) Development of a method for deriving 
tests for detecting single faults in 
multi-valued combinational switching 
circuits. The fault testing and 
diagnosis of multi-valued circuits 
becomes an important part of the 
system design because the multi-valued 
switching circuits may be disabled 
by an error. The process of applying
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tests and determining whether the cir­
cuit is fault free or not is generally 
known as fault-detection. Both single 
faults on input lines (primary lines) 
and on internal lines of a multi-valued 
combinational switching circuit are considered. 
Single faults detection in a multi-valued 
combinational switching circuit will be 
the first task of this research.
(2) Development of a method for detecting static 
hazards in asynchronous multi-valued combi­
national switching circuit whenever the input' 
signals of a multi-valued combinational switch­
ing circuit are changed, (i.e., the transient 
conditions), the use of the truth table asso­
ciated with the circuit can lead to an incorrect 
behaviour of the network, this incorrect 
behaviour is called hazard. Hazards may 
be static hazards or dynamic hazards, but 
only static hazards is considered in this 
research. Moreover, static hazard detec­
tion is not only considered for two-level 
combinational circuits which is considerably 
simple, but it is also considered for 
multi-level multi-valued combinational 
switching circuits. The proposed technique
8
is to develop an accurate mathematical 
model that is based on a systematic 
use of multi-valued partial derivative and 
multi-valued total differential to detect 
static hazard in multi-valued combina­
tional switching circuits.
(3) Developing the theory for eliminating 
static hazards in asynchronous multi­
level multi-valued combinational 
switching circuits. From a practical 
point of view, it is not enough just to 
know the existance of the static hazard 
in a circuit without removing it. Thus, 
the third task of this research is to 
eliminate all static hazards present in 
asynchronous multi-level multi-valued 
combinational switching circuits, after 
they are detected.
1.4 Description of Dissertation by Chapter
This dissertation consists of seven chapters. In 
Chapter 1, advantages and history of multi-valued digital 
systems and the objectives of this research are given. 
Chapter 2 is to provide the necessary background for the 
reader to read this dissertation. Boolean algebra, 
switching Boolean algebra, binary vector switching algebra.
Boolean derivative, series expansion, fault detection, and 
hazard detection in binary switching circuits are also 
given in Chapter 2.
In Chapter 3, multi-valued switching algebras and 
tabular minimization technique for minimizing multi-valued 
switching functions are introduced. Chapter 4 introduces 
the concepts of multi-valued partial derivative and 
multi-valued total differential. Computer method for 
computing multi-valued partial derivative and multi­
valued total differential is given in Chapter 4. Chapter 
5 of this dissertation describes a method of deriving a 
complete set of tests for detecting single faults on 
input lines (primary lines) and on internal lines of multi­
valued combinational switching circuits using multi-valued 
partial derivative.
In Chapter 6, static hazard detection in asynchronous 
multi-level multi-valued combinational switching circuits 
using multi-valued total differential is considered, and 
Chapter 7 introduces a method for eliminating static 
hazards in multi-level multi-valued combinational switching 




The purpose of this chapter is to provide the 
necessary background for the reader to read this disserta­
tion. Materials presented in this chapter are extracted 
from S.C. Lee's two recently published books [18, Chapter 7, 
and 7, Chapters 1-3].
2.2 Boolean Algebra
Boolean algebra, first introduced by George Boole [19] 
"constitutes an area of mathematics which is used in digital 
computers. Boolean algebra is widely used in the design 
and analysis of digital circuits and computers; it is the 
mathematical foundation of switching theory and logic design. 
Boolean algebra is introduced in this section, but first 
we introduce the AND and OR operations as follows:
Definition 2.2.1
Define the AND operation of Boolean algebra as:




Define the OR operation of Boolean algebra as: 
OR(x,y) = Max(x,y) = x+y
Definition 2.2.3
A Boolean algebra is an algebra ( B ; 0,1) con­
sisting of Set B, AND (Boolean product) operation, OR 
(Boolean Sum) operation +, the NOT (complement) operation ' 
and the smallest and the largest elements 0 and 1. Let 
x,y, and z are elements in B, the following axioms hold 
for Boolean algebra.
la. x+y is in B Ib.
Ila. X is in B Ilb.
Ilia, x+0 = X m b .
IVa. x+x = X IVb.
Va. x+y = y+x Vb.
Via. x+(y+z) = (x+y)+z VIb.
Vila, x+x” = 1 Vllb.
Villa. x+(x-y) =- X Vlllb.
Vlllla. x+(y-z)=(x+y)• (x+z) Vllllb.
x*y is in B 
x' is in B
X'l = X (Null and universal 
elements)
X X  = X (Idempotent laws)
x-y = y x  (Commutative laws)
X'(y,z) = (x*y)•z
(Associative laws)
X'X = 0 (Complement)




AND, OR and NOT operations are given in Table 2.2.1 for
=  ({0.1}; -, +, 0, 1)
12
TABLE 2.2.1
(a) AND operation (b) OR opération
• - 0 1 + 0 1 •f
0 0 0 0 0 1 0 1
1 0 1 1 1 1 1 0
(c) NOT operation
Definition 2.2.4
If X is an element of B, then x is called a Boolean 
variable on B.
A Boolean function of Boolean algebra is defined as
follows ;
Definition 2.2.5
If x^, Xg,..., x^ are Boolean variables in B, then 
f(x^, Xg,..., x^) is called a Boolean function and it can 
be constructed according to the following rules :
1. If ffx^fXg/.'.x^) and f2 (x^,X2 ,•..,x^) are 
Boolean functions, then f^{x^,X2,...,x^))' 
is a Boolean function.
If f^(x^,X2/— ,x^) and £2(x^,X2,••.,x^) are 
Boolean functions, then f^(x^,X2,•••,x^)+ 
f2 (Xq̂ ,X2, .. •,x^) and f2̂ (x2̂ ,X2 / . • • ,x^) * 
f2(x^,X2,...,x^) are Boolean functions.
Any function that can be constructed by a 
finite numer of applications of the above 
rules is a Boolean function.
2 .
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Every Boolean function can be written in either 
canonical sxim-of-products form or canonical product-of-sums 
form. The canonical sum-of-products form is:
I 
i— 1
and the canonical product-of-sums form is:
&
f (x^,X2/... ,x^) = II f\(x^,X2 ,...,x^)
i—1
where Z is the Boolean summation, and H is the Boolean product.
2.3 Switching Algebra
The two element Boolean algebra ( { 0 , 1 } 0 , 1 )  
is known as switching algebra. Switching algebra is the
mathematical foundation of the analysis and design of 
switching circuits that make up digital systems. Switching 
algebra contains the two extreme elements, the largest 
number represented by 1 and the smallest number represented 
by 0. Boolean functions defined on switching algebra is 
called switching functions. The properties of Boolean 
algebra of Section 2.2 are all applicable to switching algebra. 
Two very important theorems, which have many useful applica­
tions in regard to switching functions, are DeMorgan's 
theorem and Shannon's theorem.
Theorem 2.3.1 (DeMorgan's theorem)
I I I  I
(a) (x^+X2+...+x^) = x^* X2 *...‘X^ (2.3.1)
1 , 1  I(b) (x^'x^'.'.'x^) = x^+X2+...+x^ (2.3.2)
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DeMorgan's theorem does not give the relation between 
complementary functions. Shannon has suggested a generali­
zation of the DeMorgan's theorem, which is described next.
Theorem 2.3.2 (Shannon's theorem)
I I t  I
(f(x^,X2 ,. • . • ) )  = f(x^,X2 ,...,x^,•,+) (2.3.3)
Shannon'.s theorem says that the complement of any 
function is obtained by replacing each variable by its comple­
ment and by interchanging the AND and OR operations.
The proofs of Theorems 2.3.1 and 2.3.2 can be found 
in most switching theory books, and thus are omitted.
2.4. Binary Vector Switching Algebra
The main objective of this section is to introduce 
binary-vector switching algebra, or simply vector switching 
algebra. Vector switching algebra was introduced for 
first time by Lee [ 5 ] in 1976. Vector switching algebra 
is a generalization of switching algebra which every element 
is represented by a binary vector. Moreover, the NOT or 
COMPLEMENTATION operation is extended to more general 
operation called the generalized complement, which includes 
the total complement (ordinary complement), the null comple­
ment (no complement), and newly introduced partial complement. 
For example, in ordinary Boolean algebra, the total comple­











In binary-vector switching algebra, the total comple­
ment can be generalized into more general operation. Let 
X = (x^,X2 /•..,x^), the generalized complement of X is 
defined as follows ;
Definition 2.4.1
The generalized complement X^ of a variable X is 
defined to be the element obtained from complementing the 
components of X according to the value of corresponding 
component of P; x^ is complemented or uncomplemented if 
p^ is 0 or 1 , respectively, where x̂  ̂ and p^ designate ith 
component of X and p.
For example the generalized complement of X = (x^,X2 ,X2) 











Now we shall introduce another operation, called the 
rotation operation, as follows:
Definition 2.4.2
The right X and left X rotation of X are defined as
follows :
and
when the arrow is omitted (i.e., X), it means that it can
(m)




The three operations +, *, and ' plus the generalized 
complement and the rotation operation defined on it, is 
called a vector switching algebra.
The following are several basic properties of the 
generalized complement and the rotation operation.
PROPERTY 1
X^ = X and X^ = X, where 0 = (0,...,0) and I = (1,...,1)
PROPERTY 2
(a) pP = I
(b) xf = x9 = xP
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PROPERTY 3
= (x^)^ = = X
PROPERTY 4
Pi Po Pi ?2 Pi P? - Pi _ P?
(a) (X^^ + X% ) = ' %2 = %1 ' %2 = ' %2
Pi P? Pi P? Pi P? - Pi _ P?(b) (X^^ ' %2 ) = X^ ^ + Xg = ^ + Xg = ^ + Xg
PROPERTY 5
(a) (X^ + Xg)^ = (X^ • Xg)^
(b) (X^ • XgjP = (X]_ + 
PROPERTY 6
Pi P? P3 Pi Po P3(a) (X^ ^ + Xg = (X^ ^ ' Xg
Pi Po P3 Pi P9 P3(b) (X^ ^ ' Xg  ̂= (X^  ̂+ Xg
PROPERTY 7 
V--
(a) (X^ • Xg) = X^ " Xg






(a) (X^) \x^) ... (X?) = I if X = p
= 0 if X 7̂ p
I t(n-l)
(b) xP + (X?) + ... + (xf) = 0  if X = p
= I if X p
All the important theorems in ordinary switching 
algebra can now be generalized.
Theorem 2.4.1 (Generalized DeMorgan's Theorem)
Pi P? Pm P Pi Ps Pm P(a) (X^ ^ - Xg ' ... ' X̂  ̂ = (X^ + X% +...+X^ )
(2.4.1)
Pi ?2 Pm P Pi P2 Pm P(b) (X^ + ^2 +. . .+X^ ) = (X^ • X2 • .. . • X^ n
(2.4.2)
Theorem 2.4.2 (Generalized Shannon's Theorem)
pP(X^^^, Xg^Z,..., +, •) = pP(X^^^, X ^ ^ , . . . ,  -, +)
(2.4.3)
2.4.1 Canonical Porm
Consider a general combinational circuit of 
Pigure 2.4.1, where i = l....,m and j=l,...,n are binary
variables and f^, k=l,...,n are binary functions. The n 
output functions of this circuit are;
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in' "21 2n ‘ 'ml' mn
^n^^ll'*"' %ln' %21''"'' %2n''''' *ml'"'''






Figure 2.4.1: General Combinational Circuit
These n functions f^,..., can be described by 
a single vector output function of m n-tuple binary-vector 
variables. This single vector output function can be repre­
sented by the following canonical form.
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Theorem 2.4.3 (Canonical forms)
Let F be a vector switching function of m binary- 
vector variables Xg,..., X^. Then:
(a) The canonical sum-of-product form of P is
Pi ^
F(X^, X2 ,...,X^) = Z FfP^,..., P J  [X^ (X^
I (n-1^ ,____ I (n-1)
] ... . . . (xj^) ] (2.4.4)
(b) The canonical product-of-sums form F is
v_
Pi Pi
F ( X ^ ,  X g , . . . ,  x ^ )  = n { F ( P ^ , . . . ,  P^)  +  [X^ -̂  +  (X^ ^ ) + . . .
p T^ p p  p+ (X^ •*•)] +... + [X̂  ̂* + (Xjĵ "') + .. . + (Xĵ  ^) ]
(2.4.5)
where P^,.., P^ take on values 0, 1 ,..., 2^-1 in binary form. 
The proof of theorem 2.4.3 is given by Lee [7].
Example 2.3.1
Consider the truth tuble Table 2.4.1 of the vector 












(b) Binary-coded truth 
table of (a)
Il — " Il.0 0,T o o ?  „ 0 0,„ oo;F{X^,X^) = (01) X2""(%2"") + (11) X^°°(X^°°) X2°^(X2°^)'1 'T
+ (10) X^01(X^°1) X2^°(X2^°) + (01)X^^°(X^^°)X2^^(X2^^)
Many other properties and theorems of vector switching 
algebra and its applications to logic desing are given by 
Lee [7].
2.5 Boolean Derivative
Boolean derivative (partial derivative of two­
valued logic) has been studied in two papers due to Akers [2 ] 
and to Sellers, Hsiao and Bearson [3 ]. In these two papers, 
various properties of Boolean derivative are introduced. The 
Boolean derivative and its properties are introduced in 
this section. But first let us introduce the EXCLUSIVE-OR 
operation of switching functions as follows;
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Definition 2.5.1
Define the EXCLUSIVE-OR operation of two-valued 
switching algebra as :
f I
EX-OR(x,y) = x©y = xy + x y
This EX-OR operation satisfies the commutative laws, 
the associative laws and the distributive laws that are 
described in Section 2.2 which they make the EX-OR operation 
is a functionately complete operation. The Boolean derivative 
is defined as follows;
Definition 2.5.2
If f is a switching function that has one output 
and n input variables x^,...,x^, then the Boolean derivative 
of f with respect to the variable x^ is :
3f (X. ,.. • ,x. /...,x^) I
 ̂ — ffx^,""», Xj^,. . . ,x^^ © f(x2̂ ,.../X^/... ,x^)
(2.5.1)
Definition 2.5.2 is equivalent to the following definition. 
Definition 2.5.2
3f (Xĵ f ... ,x^/...,x^)




Find the Boolean derivative of the following switching 
function with respect to the variable x^.
I l l ,
fXX^fXgfXgfX^) = (X^ + XgjCXg + XgjfX^ + X^ )
S f-(X-i./X̂ /X-3/X • ) I I I
-------^ -------- = (1 + x^) (x^ + X^) (0 + x^) © (0 + x^)
• (x^ + x^) (1 + x^)
I I I  I I
(x^ + X^) x^ © x^ (x^ + X^)
%2 *4 + *2 %3 =4
The properties of the Boolean derivative are given
below.
PROPERTY 1


















3 (f*9) = âî_ ® 12_3 x^ 3x^ 3x^
Example 2.5.2
Repeat Example 2.5.1 using Property 7.
I I  I I
f*g = (X^+Xg)(Xg+Xg)(X^+X^)
I I  I f
Let f = x^+Xg and g = (x^+Xg)(x^+x^)
I I I I
Also let g = g^-gg = (x^+Xg)(x^+x^)
I f  I I
i.e., g^ = Xg+X2 and g2 = x^+x^
We need to compute and in order to compute
X
~3x'"̂ ~  Property 7.
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- (1+X2) e (0+X2) - %2
3 aIn order to compute , we need first to compute and
892 ^
dg. 3g- . I
^  = 0, ^  - (O+X4) e (I+X4) = x̂
stgi'g?) Bg? agi 9 %  sg? 
then ^   -------------------------^2
=  X ^ f X ]  +  X g )
Finally,
f > f f r
x^(x^+X2)(X2+X2) © X2(X2+X2)(x^+x^) © X2X^(X2+X2)
Xj + Xj X3 x^
The same result is obtained as in Example 2.5.1.
2.6 Series Expansion
Since we have defined a process similar to ordinary 
differentiation, i.e., the invention of Boolean partial 
derivative it becomes very natural to ask if it is possible 
to expand Boolean functions. It is found by Akers [ 2 ]
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that is is possible that the Boolean functions can be 
expanded in MacLaurin series and Taylor series forms.
Theorem 2.6.1
The MacLaurin series expansion form of a Boolean 
switching function is;
f(x,y) = S (|^) y®, 0 < e < 2^
e y y=û
where, 2 is the Boolean EX-OR summation
y® =: 1 if e=0
y® =’ y if e=l
x: = (Xj^,X2 ,... ,x^^
T  = (yi^y2 /*--^yp) ■
e- = (^2 ,@2 r••’r®p)
(2.6.1)
Theorem 2.6.2
The Taylor series expansion form of a Boolean switching 
function is
f(x,y) = S' (y © h)®, 0 < e < 2^ -1 (2.6.2)
e 3y® y=h ~  “
where, h = (h^,h2,...,h^)
(y © h) = y if h = 1
(y © h) = y if h = 0
(y © h)® = 1  if e = 0
(y © h)® = (y © h) if e = 1
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h is the assignment to the y's, i.e., one of the 2  ̂
vertices of the y cube. Notice, if h=0, then the Taylor 
series expansion becomes identical to MacLaurin series 
expansion. The proofs of theorems 2.6.1 and 2.6.2 are 
given by Akers [ 2] .
Example 2.6.1
Find the MacLaurin series expansion of the follow­
ing Boolean switching function.
f(x^,X2,y^,y2> = XiYi + YiY; + ^2^2
The MacLaurin series expansion for p = 2 is;







To obtain the series expansion, we need to compute 






37i y ^=0 “ *1*2 




ay- Yl=0 *2 
Y2=0
A a f  '  '
3ÿJ <3ÿJ> = • Xi ® Xi%2 = Xl+%2
‘ayj'syi” y^=0 = Xl+%2
Y2=0
Then, the MacLaurin series expansion is; 
f(Xj^,X2,y^,y2> = xj ® ^ 2^1 ® ^2^2 ® '^i+Xj)
Example 2.6.2
Find the Taylor series expansion for h=10 of the 
function of Example 2.5.1.
The Taylor series expansion for p=2 and h=10 is:
3ff(x^,x2,y^,y2) = f(x^,x2,l,0) X. gy =1 (^1 ® 1)
y .=0
3f




(y^ ® l)(y2 ® 0) = f(x^,X2 ,l,0) 3f3Yi Yl=l
y2=o












y 1=1 " %2
Y2=0
(3)
' 4 ' % ’ ' = %1 + *2
y ,=0
Then, the Taylor series expansion for h=10 is:
I t i l  I f
f{Xi,X2,Yi,Y2) = (Xi+x?) © XiX^Yi © x^x^y, © (Xi+x^iy^y,
It can be noticed that there are two more expansions 
for the function f(Xi,X2 ,Yi,y2) when h=01 and h=ll which can 
be computed in similar way.
2.7 Fault Detection
The fault testing and diagnosis of binary combinational 
circuits is an important part of the system design, because 
any binary combinational circuits may be disabled by an 
error. In this section, we will use the concept of Boolean 
partial derivative for deriving the fault detection tests.
The application of these tests to a circuit, it can deter­
mine whether the circuit is faulty or it is fault-free. From 
the definition of Boolean partial derivative Definition 2.5.2, 
it is easy to see the following:
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^i+X''*'
3 fg ̂  ̂ ~ Of whfin. f • m • fX^_2 /1 ̂ ^x+X ̂ * * * ̂ ^ ̂ ^X ' ' " ' ' ̂ i“X ' ̂  '
^i+X'•*•
Thus, we can state the foXXowing two conditions:
3 f(X) if = 0, then an error in does not cause an error
in f(x), thus this error is undetectabXe.
3  -p(2) if = X, then an error in x. wiXX aXways cause an
error in f(x).
Condition (2) above is used to find aXX s-a-0 and s-a-X tests 
in which these tests can be appXied to the circuit to detect 
s-a-0 and s-a-X faults on Xine i. But, sometimes we Xike to find
the s-a-0 tests and s-a-X tests separateXy, this can be
done by changing condition (2) into the foXXowing two 
conditions :
9 f(3) if Xĵ  g ^  = X, then s-a-0 error in x^ is exist
(4) if x^ -g^ = X, then s-a-X erbor in x^ is exist
Let T be the set of s-a-0 and s-a-X tests obtained 
from condition (2), to be rhe set of s-a-0 tests obtained
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from condition (3) and be the set of s-a-1 tests obtained
from condition (4), then we have
T  =  T q  +
Two or more errors at the input of a binary circuit 
whose output function f .. ./X^) can
be detected by using the following multiple Boolean derivative.
Definition 2.7.1
The multiple Boolean derivative of the function 
f(x^,...,x^,x^^^,— '^i+i' is defined as follows:
3f (x^f • • • f X ^ f / • • • / /  • • •
X^^^ / . . . fX^) © f (X^ f . . • / Xĵ  i
^i+1 '•* * ''*n)
(2.7.1)
rf the given circuit is to be tested against an error 
on one of its internal lines, then the output function f must 
be written as the function of the input variables x^,...,x^ 
and the function g^,i.e., f(x^,...,x^,g^), where g^ is the output 
function of that part of the circuit where the error exists 
and it is a function of the input variables x^^,...,x^.
Therefore, conditions (2), (3) and (4) can be rewritten as 
follows :
3 f(x^,...,x^,g-)





3g^ = 1 , then s-a-0 error on line
_ x ^  / 9 )
(7) if (x^,... ,x^) --------^ -------- = 1/ then s-a-1 error on line3gj_
i exists
Example 2.7.1
Let us consider a fault on line i of the circuit 
shown in Figure 2.7.1.
X




f(x^,X2,g^) = 9i + 
3f(x^/Xg/g^)
3g, - = (g^+x^x^) © (g^+x^Xg)
= (x^X2 + x^Xg) © (x^X2 + x^Xg]
= x^ + Xg
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9l (Xl'%2' “ Xl*2
and
By using conditions (6) and (7), we obtain:
3f(x,,X2 ,g.)
Si'*!'*:» ----- 3i7----- = V 2
and
t I t
Thus, s-a-0 tests Tq = {110, 111} and s-a-1 tests 
T,̂  = {001, Oil,. 100, 101}.
2.8 Hazard Detection
Whenever an input variable of a binary combinational 
circuit is allowed to change, it is possible to have some 
undesirable operating situations if this variable and its 
complement are both present in the realization. Since this
I
variable x^ and its complement x^ may not change exactly 
at the same time and thus the circuit may momentarily give 
some incorrect outputs to occur. This incorrect undesirable 
behavior of the output of the circuit is called hazard.
There are two types of hazards that cause incorrect output 
behavior, they are called the static hazard and the dynamic 




A combinational asychronous logic circuit con­
tains static hazard for a single input change if and only 
if (1 ) the outputs before and after the change are equal 
(2) during the change a spurious pulse may appear on the 
output.
If the outputs before and after changing the input 
are both 1 , with an incorrect output 0 in between, i.e., 
the output sequence is 1-0-1, then the hazard is a static 
1 hazard. If the outputs before and after changing the 
input are both 0, with an incorrect output 1 in between, i.e., 
the output sequence is 0-1-0, then the hazard is a static 
0 hazard.
Definition 2.8.2
A combinational asynchronous logic circuit contains 
dynamic hazard for a single input change if and only if:
(1) the outputs before and after the change are different.
(2) During the change, the output changes three or more times.
If the outputs before and after changing the input 
are different, and the output changes three times instead 
of once and passes through an additional temporary sequence 
of 01 or 10 in going to the final output, i.e., the output 
sequence is either l-O-l-O or O-l-O-l, then the hazard is 
a dynamic hazard.
Sheng [20] proved that the static 0 hazard does not 
exist in a two layer sum-of-product form realization. Thus,
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if such a circuit is free of static 1 hazard, it is free 
of all static hazards. Sheng [20] also proved that static 
1 hazard does not exist in a two layer product-of-sums form 
realization. Dynamic hazard is not present in sum-of-product 
and product-of-sum form gate realizations when only single 
input change is considered, this case is also proved by 
Sheng [20].
Example 2.8.1
Study Static 1 hazard of the circuit of Figure 2.7.1. 
The function f of the circuit of Figure 2.7.1 is;
.f(X^,X.2 ,X^) = X^Xg + X^ Xg
The Karnaugh map of f is shown in Figure 2.3.1.
00 01 II 10
1 E C “T ■
1
Figure 2,8.1; Karnaugh Map of f = x^x^ + x^ x^
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Since only the variable and its complement 
are present in the realization thus Static 1 hazard is only
I
due to the presence of x^ and x^. The transition from 
the input state (010) to the input state (110) causes the 
Static 1 hazard to be present which makes the output 
sequence is 1-0-1. This hazard can be eliminated by adding
I
the prime implicant XgX^ to the circuit and this is indi­





An increasing interest in research has been shown 
in the subject of multi-valued switching systems.■ The 
development in this area has been active for quite some 
time [8-17]. Most definitions and theorems of two-valued 
switching system (binary switching system) can be extended 
to the m-valued switching systems. However, the multi­
valued switching systems in general are far more difficult 
to analyze than the two-valued switching system because the 
multi-valued switching systems in general are not symmetric. 
For example, 4-valued switching function is symmetric 
while 6-valued switching function is not symmetric.
Just as two-valued switching system is described 
by two-valued switching algebra (Boolean switching algebra), 
multi-valued switching systems can be described by multi­
valued switching algebra. Multi-valued switching algebra 
is the mathematical foundation of the analysis and design 
of multi-valued switching circuits that make up multi­
valued digital circuits. Multi-valued switching algebra 
is an algebra such that functions of arbitrary complexity
37
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may be represented in terms of simple algebraic combinations 
of the basic functions. In addition, the choice of basic 
functions and the algebra permits the development of a 
technique to simplify in some useful sense the complexity 
of the functional representations. The multi-valued 
switching algebra and its basic functions (basic operations) 
are discussed in next section.
3.2 Multi-Valued Switching Algebra
It is potentially advantageous to have multi-valued 
switching algebra that can be used to any switching function 
regardless of the choice of the value of the switching 
function. Multi-valued switching algebra is said to be 
potentially implementable for practical applications, or 
simply, potentially implementable if it possesses the 
following three properties :
(a) A set of practically implementable basic functions
which constitute a functionally complete set for 
realizing any switching function defined on the 
algebra.
(b) Canonical forms.
(c) Well-defined function minimization techniques.
Among the multi-valued algebras published in the
literature, it is found that two algebras, one due to Su 
and Sarris [12] and the other due to Vranesic, Lee, and 
Smith [11] are potentially implementable. These two algebras
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will be considered in the next two subsections. For con­
venience, these two multi-valued switching algebras [12] and
[11] will be referred to as Algebra A and Algebra B,
respectively.
3.2.1 Algebra A
The multi-valued switching algebra introduced by Su 
and Sarris [12] (Algebra A) is potentially implementable 
and it is defined as follows;
(1) It contains a set of variables (x,y,z,...) which
can assume m logic values from the set Q={0,1 ,...,m-l}, 
where 0<K...<m-l.
(2) There exists an equivalence (=) operation, that is 
x=x
if x=y, then y=x,
if x=y and y=z, then x=z.
(3) It has the following basic operations:
(a) Two-element operations 
x+y = max(x,y)
x*y = min(x,y) 
where max(x,y) and min(x,y) indicate the highest and 
the lowest values of (x,y), respectively.
(b) Let c e {0,1,...,m-l}, the complement of c, 
denoted by c, is defined as
c = (m-1) - c
(c) Define a variable as
a,b
X = m-1 , if a<_x<b 
= 0 Otherwise
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a,b a,a a+l,a+l b,b
where x = x +  x +...+ X (3.2.1)
a,b
where a,b E{0,l,...,m-1} and a£b. Note that x maps a
a,b
m-valued variable x into binary space {0,m-l}. % maps
the values of x=a, a+1 ,..., b-l,b into m-1 and the values
x=0,l,...,a-l and x=b+l, b+2,...,m-l to 0. After the
a,b
mapping the variable x can be treated just like a Boolean
a,b a,b
variable. The complement of x , denoted by x , is
defined as:
a,b
X = 0  if a<x<b
= m-1 Otherwise 
which is also two-valued. It should be noted that
a,b 0,a-l b+1, m-1




0 for a=0 X = 0 for b=m-l,
AND, OR and NOT operations for 3-valued functions 
are given in Table 3.2.1







0 0 0 0 0 0 1 2
1 0 1 1 1 1 1 2
2 0 1 2 2 2 2 2








(c) 3-Valued NOT 
operation
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(4) The two element operations defined above obey the 
following properties.
la. x+0 = X Ib. x*m-l = x(Null and universal
elements)
Ila. x+x = X Ilb. X X = xddempotent laws)
Ilia, x+y = y+x Illb. x»y = y*x (Commutative laws)
IVa. x+(y+z) = (x+y)+z IVb. x-(yz) = (x*y)*z (Associative
  laws)
a,b a,b
Va. x+x = m-1 Vb. x x = 0  (Complement)
(Involution)
Via. X = X
It has been shown 112] that DeMorgan's theorem holds 
for multi-valued logic using Algebra A.
Theorem 3.2.1 (DeMorgan's theorem)
*1'^! *l'bl Sz'bz
(a) ( x^ ' %2 ''" " ^1 ^2 (3.2.3)
*l'bi ^2'’=2 Sn'bn ^2'^2
(b) ( x^ + %2 ...+ )' = x^ Xg ... x^ (3.2.4)
Theorem 3.2.2 (Shannon's theorem)
*l'bl *n'bn ,
(f(kĵ * %n ; +' ')) = f(ki" ^n ' ' ' +)
(3.2.5)
The proofs of theorems 3.2.1 and 3.2.2 are given by [12].
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It has been shown [12] that the sum, product, and
complement operations of this algebra are a set of functionally
complete operations, and any multi-valued switching functions
can be expressed by the sum-of-product canonical form:
s&l'b&l ^in'^in
f(x^, ,x^) = Z c^ • • X2 ... x^ (3.2.6)
The complement of f is
a^l,b^2
f(x^,---,x^) = Z (c^ + x^ + X2 + --- + ) (3.2.7)
where c^ = (m-1) - c^ and c^ e {0,1 ,...,m-l}.
The set of basic operations can be realized by the 
seven basic components shown in Figure 3.2.1 where 
K e{l,2,...,m-l}. The electronic implementations of the 
K.-gate, K.-AND-gate, K-OR-gate and the digitizer remain 
to be investigated, but AND-gate, OR gate, and the inverter 
can be implemented using conventional, AND, OR, and NOT 
gates, respectively.
example 3.2.1: The sum-of-products canonical form of the
multi-valued switching function described by the truth table 
of Table 3.2.2 is:
4,4 0,0 4,4 1,1 4,4 2,2 4,4 3,3 4,4 4,4
f(x,y) = 1 * [ X y X y + x y + x y + x y ]
0,0 2,2 0,0 3,3 1,1 3,3 1,1 2,2
+ 2 '[ X y + x y + x y + x y ]
0,0 0,0 0,0 4,4
+ 3*[ X y + X y ] (3.2.8)
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D -
(a )  A N D - g a t e
%
o
(b )  O R -gate
( c )  K -g a te (d) Inventer
{e} K -A N D -gate
r  •
( f )  K “ OR-g a te




Figure 3.2.1; Seven basic circuit components of the 
multi-valued switching system derived 
from algebra [5].
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The multi-valued switching function can be minimized 
by either using m-valued map which is similar to the 
Karnaugh map or by using the tabular method which is known 
as Quine-McCluskey method. For example, the function of 
Equation (3.2.8) can be minimized by using a 5-valued map 
which is shown in Figure 3.2.2. From this map it is found 
that the minimized function is:
4,4 0,1 2,3 0,0 1,3
f(x,y) = l * x + 2 * x  y + 3 * x  y (3.2.9)
TABLE 3.2.2




































2 i i 1
3 / 1
Figure 3.2.2: 5-valuod map of the truth table of
Table 3.2.2.
45
Example 3.2.2 Find K-AND-OR realization of Equation 3.2.9)
In order to get K-AND-OR realization of Equation
(3.2.4), the function f(x,y) of Equation (3.2.9) must be
rewritten such that all variable in its terms must be in 
a,a
the form of x . By applying Equation (3.2.1) to f(x,y), 
we obtain
4,4 0,0 1,1 2,2 3,3 0,0 0,0 4,4
f(x,y) = l * x  + 2'( X + X ) ( y + y ) + 3 * x ( y  + y )
4,4 0,0 2,2 0,0 3,3 1,1 2,2 1,1 3,3
= 1" X + 2 ' X y + 2* x  y + 2* x  y + 2 * x  y
0,0 0,0 0,0 4,4 -,
• + 3* X y + 3* X y
(3.2.10)
K-AND-OR realization of Equation (3.2.10) is shown in 
Figure (3.2.3).
3.2.2 Algebra B
This algebra [11] is defined the same as algebra A 
except (3)b and (3)c are replaced by the following operations
(1) m unary "Inverter" Operations:
x^ = K if f X =0
= 0 otherwise
(2) m unary "Clockwise Cycling" Operations:
M








Figure 3.2.3: K-AND-OR Realization of Equation (3.2.10)
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m unary inverter and m Unary clockwise cycling
operations for m==3 is given in the following table.
TABLE 3.2.3
x^ 0 1 2
M->
X 0 1 2
0 0 1 2 0 0 1 2
1 0 0 0 1 1 2 0
2 0 0 0 2 2 0 1
(a) 3-valued m unary (b) 3-valued m unary
inverter operation clockwise cycling 
operation
A number of important properties exhibited by the ' 
selected basic set provide a means for algebraic manipula­
tion.
Theorem 3.2.3
(a) *** *^n^^ “ ^1^ ^2^ +•••+




(a) (x'x^) = 0
(b) (x'x^)^ = M
m-1
(c) x'x ... X = 0




Many other properties of this algebra were given by 
Vranesic et al 111].
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Post [8] showed that the cycling operation and the 
product operation are a functionally complete set, and so 
this expanded collection of operations is also functionally 
complete. Any n-variable m-valued switching function 
f(x^,...,x^) has a sum-of-products canonical form:
m-v.
', ÏÏ 1 : 1 1V if (v) = k i=l/ ^ (3.2.16)
m-1
f(x^, —  ,x ) = Z 
^ ^ K=1
where v|f(v) = k is the set of vertices V = "̂ 2.'' ' ' 
which f(V) = k.
The sum, product and inverter operations can be 
implemented using ordinary electronic gates with minor 
modifications ; the cycling operation can be implemented by 
a universal cycling gate which has been designed by Vranesic, 
et al. [11]. The electronic implementation of the cycling 
gate [11] and its truth table are shown in Figure 3.2.4 and 
Table 3.2.4 respectively. Figure 3.2.5 shows seven basic 
gates of this multi-valued switching system, where k-NAND, 
K-NOR, and K-M gates are defined by:
(1) K-NAND gate
z = K if min(x,y) - 0 
= 0 otherwise
(2) K-NOR gate









OP AI o OUT =IN = x
Figure 3.2.4 : Cycling gate
TABLE 3.2.4
MX
TRUTH TABLE OF THE CYCLING GATE
X 0 1 . . . m-M . . m—2 m-1
M
->■




(o) A N D -g a te
.k
y = o
(b) OR -  gate
M
(c j  M - cycling gate (d)  K ■ Inverter
r>
(e) K -  NAND gate
>=o
(f) K~ NCR gote
M
(g )  K-M gate
Figure 3.2.5; Seven basic gates of the multi-valued
switching system derived from algebra B.
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Example 3.2.3 Write the sum-of-products canonical form of 
the 5-valued switching function described by the truth table 
of Table 3.2.2.
1 1 4 1 3 1 2 1 1
f (x,y) = [ (x + y) (x + y) (x + y) (x + y) (x + y)
3 2 4 2 4 3
+ [ (x + y) (x + y) (x + y) (x + y) ]
I _
+ [ ( x + y ) ( X  + y)]3 (3.2.17)
By applying Theorem 3.2.2 and Theorem 3.2.3, the 
function of Equation (3.2.17) can be minimized as follows:
1 1 4 1  3 1  2 1  1 3 2
f (x,y) = [ (x + y) (x + y) (x + y) (x + y) (x + y) ] + [ (x + y) (x + y)
4 2 4 3 1 _
(x + y) (x + y) ] + [ (x + y) (x + y) 1
1 1 4  1 3  1 2  1 1
= (x + y)^ + (x + y)^ + (x + y)^ + (x + y)^ + (x + y)^
3 2 4 2  4 3
+ (x + y)^ + (x + y) + (x + y) + (x + y) + (x + y)
1 1 1 4  1 2  1 2  1 1  3
+ (x + y)^ = X y^ + x^y^ + x^y^ + x^y^ + x^y^ + x^y^
2 4 2 4 3 1
+ + ;Zy2 + x^y^ + x^y^
1 1 2 3 4  2 3 4 2 4 3
=  x l ( y l + y l  +  y l + y l + y l )  +  x ^ y ^  + x ^ y ^  +  Z ^ y Z  +  S f y Z  
+ x^y3 + x^y3
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1 2 3 4 2 4 3  1= ^ + 2+2 ^ ^3^3 ^ %3+3
(3.2.18)
Example 3.2.4 Find AND-OR realization of Equation (3.2.18).
For convenience Equation (3.2.18) is repeated below. 
The AND-OR realization of Equation (3.2.19) is shown in 
Figure 3.2.6.
1 2 3 4 2 4 3  1
f(x,y) = 31 + %2y2 + x^y^ + S^y^ + î^y^ + x^y^ + x^y^
(3.2.19)
3.3 Relationship Between Algebra A and Algebra B
It is observed that algebras A and B may be trans­
formed from one to the other by utilizing the following 
relations between the inverter and cycling operations of 
algebra B and the interval variable and the interval opera­
tions of algebra A: Let 1 £  K ^ m-1 and 1 £ M £  m-1, 
m-M,m-M M k
(1) K* X = X (3.3.1) 
m-M,m-M M
(2) X = X (3.3.2)
m-M,m-M
(3) K- X = (x^)^ (3.3.3)
M^ M 2 M 2 m-M^,m-M^ m-M2 ,m-M2
(4) (x^ + X2 + —  + x^)^ = K'( * %2
m-M_,m-M_ n n





Figure 3.2.6; AND-OR Realization of Equation (3.2.19)
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a,b m-a m-(a+l) m-b „
(5) K* X = X + X +...+ X o<a<b<m-l
(3.3.5)
For example, the function of Equation (3.2.10) of 
algebra A can be transformed to the function of Equation
(3.2.18) of algebra B by using relation (1) of Equation
(3.3.1) as follows:
4,4 0,0 2,2 0,0 3,3 1,1 2,2
f(x y) = 1* X + 2* X y + 2* X y + 2- x y
9
1,1 3,3 0,0 0,0 0,0 4,4
+ 2 * x  y + 3 x  y + 3 x  y
or
f(x,y) = x^ + x^y^ + x^y^ + x^y^ + x^y^ + x^y^ + x^y^
Algebras A and B are found to be equivalent to each 
other because each algebra can be transformed from one to 
the other by using the above relations of Equations (3.3.1) 
through (3.3.5). Algebra A is more commonly used in 
literature because of the following two facts: (1) any
variable or function of algebra A can be complemented in a 
similar way as in Boolean switching algebra and (2) any 
function of algebra A can be minimized using either, k-valued 
map or the tabular method which are also similar to the 
minimization techniques being used in Boolean switching 
algebra. These two advantages of algebra A are not directly 
obvious in algebra B because the complement of a variable
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or a function of algebra B is not defined. The minimization 
technique of any function of algebra B must use Theorems
(3.2.2) and (3.2.3) which is not practical for large 
number of input variables.
Algebra A will be used through the remaining of the 
dissertation. But all equations, expressions, formulas and 
relations of algebra A can be easily transformed into 
algebra B by using Equations (3.3.1) through (3.3.5) because 
Algebras A and B are one-to-one correspondence.
3.4 Tabular Minimization Technique
Multi-valued map is a very powerful design tool, 
but it does have certain drawbacks. First, it is a trial 
and error method which does not offer any guarantee of pro­
ducing the best result. Second, for functions of 5 or more 
variables, it is difficult to select the smallest possible 
set of products from a multi-valued map. It is found that 
Quine [21] and McCluskey [22] tabular method for two­
valued case can be extended to multi-valued. Multi-valued 
tabular method corrects these deficiencies and it is 
suitable for computer programming.
The multi-valued tabular minimisation procedure 
is different from Quine and McCluskey method. The procedure 
is illustrated by the following example.
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Example 3.4.1
Minimized the following 5-valued function:
ftXifXgX]) = Z[l-(1,2,3,7,8,12,13,17,18,22,23,70,91,92,
114.116.124) + 2-(70,71,75,76,80,81,85,86,88,
114.124) + 3- (104,109,114,119,124) + 4* (95,99)]
Step 1 : Delete all minterms that appear in the function more 
than one except the minterms associated with the highest 
value of K. For example, the minterms 114 and 124 appear 
in 1-summation, 2-summation, and 3-summation where 1,2, and 3 
are the values of K. Minterms 114 and 124 must appear only 
in 3-summation. Thus, the above function is written as 
follows :
f(x^,X2,X]) = Z [1-(1,2,3,7,8,12,13,17,18,22,23,91,92,116)
+ 2-(70,71,75,76,80,81,85,86,88) + 3-(104,109, 
114,119,124) + 4- (95,99)]
Step 2 : Find corresponding m-valued numbers of given min­
terms, 5-valued numbers of minterms of the above function is 










1 001 81 311
2 002 85 320
3 003 86 321
7 012 88 323
8 013 91 331
12 022 92 332
13 023 95 340
17 032 99 344
18 033 104 404
22 042 109 414
23 043 114 424
70 240 116 431
71 241 110 434
75 300 124 444
76 301
80 310
Step 3 ; Construct one implicant table for each K-minterms 
summation. Implicant table is constructed as follows:
(i) Write all minterms of K-summation in 
the first column of the table.
(ii) Combine any two minterms of first column
as 1-cube if they have the same numbers in 
all positions except one position, pro­
vided that the differences between the 
corresponding numbers in this position are 
equal to one.
(iii) Put check mark / for those minterms 
(cubes) that are combined.
(iv) Delete all those cubes that appear 
more than once in a column except 
one of them.
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(v) Repeat (ii), (iii), and (iv) till no 
cubes can be found to be combined.
Implicant tables for 1-summation, 2-summation, 3- 
summation, and 4-summation are shown in Tables 3.4.1, 3.4.2, 
3.4.3, and 3.4.4, respectively.
Step 4 ; Construct one implicant covering table for each 
implicant table to find the necessary implicants that need 
to be included in the minimal function. The rows of the 
implicant covering table contain the implicants obtained 
in Step 3 and its columns contain the minterms. The 
implicant covering table of Table 3.4.1 is given by Table 
3.4.5. Implicant covering tables of Tables 3.4.2, 3.4.3, and
3.4.4 can be similarly constructed. Thus, they are omitted.
?
TABLE 3.4.1
IMPLICANT TABLE FOR 1-MINTERMS SUMMATION
Minterms 1-Cubes 2-Cubes 3-Cubes 4-Cubes 5-Cubes
001/ 00(12)/ 00(123)c* 0(012)(23) 0(0123)(23) 0 (01234) (23) =
002/ 00(23)/ 0(01) (23)/ 0 (123) (23) 0(1234)(23) OX (23) d*003/ 01(23)/ 0(12) (23)/ 0 (234) (23)
012/ 0 (12) 2/ 0 (23) (23)/
013/ 0(12)3/ 0(34)(23)/
022/ 02(23)/ -*412}(23)
023/ 0(23)2/ -0(23) (33)
032/ 0(23)3/ -9-(-34') -(23)
033/ 03(23)/







IMPLICANT TABLE FOR 2-MINTERMS SUMMATION
Minterms 1-Cubes 2-Cubes 3-Cubes
240/ 24{01:)f* 3(01) (01)/ 3(012) (01)g*
241/ 30(01)/ 34-01) (01) 3(012) (01)
300/ 3(01) 0/ 3(12) (01)/
301/ 3(01)1/ 3(012)0/
310/ 31(01)/ 3(012)1/





IMPLICANT TABLE FOR 3-MINTERMS SUMMATION
Minterms 1-Cubes 2-Cubes 3-Cubes 4-Cubes
404/ 4(01)4/ 4(012)4/ 4(0123)4/ 4(01234)4=4x4 j;*
414/ 4(12) 4/ 4(123)4/ 4(1234)4/










IMPLICANT COVERING TABLE OF TABLE 3.4.1
1 2 3 7 8 12 13 17 • 18 22 23 91 92 116
*a / /
*b / /
*c / / /
*d / / / / / / / / / /
/ / / / / / / / / / / / / /
Finally, the minimized function f is;
1 * (a+b+c+d) + 2* (e+f+g) + 3-(j) + 4*(h+i)
3,3 3,3 1,2 3,4 3,3 1,1 0,0 0,0 1,3 0,0 2,3
1 - ( Xj Xj + X^ Xj X3 + Xĵ  Xj X3 + Xĵ  X3)
f(x^,X2'%3)
+ 2- (3,3 2,2 3,3 2,2 4,4 0,1 3,3 0,2 0,1X3 X3 X3 + X3 Xj X3 + X3 Xj X3)
4,4 4,4 3,3 4,4 0,0 3,3 4,4 4,4




As we have mentioned in Chapter 1 that Reed [1] 
had discovered the Boolean derivative in 1954. Two­
valued digital calculus, introduced first by Akers [2] in 
1959, has been more thoroughly investigated by Thayse [4] 
in 1971. In this chapter, we introduce the multi-valued 
digital calculus which is the general case that can be 
used to any m-valued switching function. The main purpose 
of this chapter is to present the multi-valued partial 
derivative and the multi-valued total differential.
4.2 The Partial Derivative
In this section, we introduce the partial deri­
vative of a multi-valued switching function defined on 
the multi-valued switching algebra proposed by Su and 
Sarris [12]. First we define;
Definition 4.2.1
Define the EXCLUSIVE-OR (EX-OR) operation of the 
two multi-valued variables x and y as :
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X © y = x+y if x ^ y
= 0  if X = y (4.2.1)
This EX-OR definition satisfies the commutative 
property x © y = y © x and the distributive property 
z(x © y) = z(x+y) = zx+zy for x y and z(x © y) = zx © zy 
for x=y, but it does not satisfy the associate property 
(x © y) © z = X © (y © z). Fortunately, this associate 
property is not required for fault detection and hazard 
detection and elimination that they will be discussed in 
Chapters 5, 6, and 7 respectively. EX-OR operation for 
3-valued and 5-valued functions using Definition 4.2.1 are, 





































(b) 5-Valued EX-OR Operation
The partial derivative of a multi-valued switching 




Let f(x^,...,x^, Xĵ  ) be a multi-valued function 
of n variables x^,X2 ,...,x^. The partial derivative is 
defined as;
Si^bi ----
3f(x^,...,x^, X. ) ^i'^i s^'^i
--------------   = f(Xi,...,Xn' X. ) @ f(Xi,...,Xn' )
9 X.
^ (4.2.2)









Find the partial derivative of the following 3-valued
0,1 1,1
switching function with respect to (a) X2 and (b) x̂ .̂
1,1 0,1 Ô7Ï 2,2 0,0 0,0
f(x^,X2,x^) = 1" x^ X2 + 2* X2 ^ ^3
(a) After using Definition 4.2.2*, the partial derivative
0,1
of f with respect to X 2 becomes :
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3f 1,1 2,2 0,0 0,0 1,1 Q-j = (1* '(2) + 2.(0) Xg + 2 Xg) e (1* x^(o)
3 X,
^ 2,2 0,0 0,0
+ 2 ' (2) X3 + 2 Xĵ  X 3)
1,1 0,0 0,0 2,2 0,0 0,0
= (1* X, + 2* X, X-) © (2- X- + 2- x^ x«)
0,1





























+ 2. X, X3 + 2
0,0 0,0 
X, X3)
0,1 0,1 2,2 0,0 0,0 0,1 2,2 0,0 0,0
= (1 * x_ + 2 X- X- + 2 X- X,) © (2 * x^ X, + 2- x, x^)
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^ * 2  0 0 01 0 2 10 II 12 2 0 21 2 2
2 2 2 1 1 1 1
= 1 1 1 1 1 1 1
2 1 1 2 1 1 2 1 1 2
^ 2  0 0 01 0 2 10 II 12 2 0 21 2 2
" ^ 0 2 2 2
©  ,
2 2 2 2
4 *2 0 0 01 0 2 10 II 12 20 21 2 2
*3
0 1 1 1 1
= I / 1 1 1 1 1




0,1 1,2 1,2 0,1
1 . %2 x^ + 1 * %2




 ̂ ^i %i+l
 '







© f  (X^/ ... fX^y Xĵ  f ^i+1 r ‘ ‘ '  t ^x+ü, )
(4.2.4)
Example 4.2.2
Find the partial derivative of the following 5-valued
1,1 3,4
switching function with respect to x^ Xg.
1,1 2,3 4,4 3,4 0,0 3,4
f(x^,X2/X2) = 1* x^ x^ + 2* x^ x^ + 4* Xg x^
1,1 3,4 1,1 3,4
1 1 3',"4 '" " E(Xi,X2'%3' ^1' ^3) ® f(Xi,X2'%3' ^1' ^3)
a ( x^ x^)
1,1 2,3 4,4 3,4 0,0 3,4
= (1* x^ X2 + 2* x^ x^ + 4" X2 Xg)
1,1 2,3 4,4 3,4 0,0 3,4
(1* x^ X2 + 2* x^ x^ + 4- X 2 x^)
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. 0 0  0 / 0 2 03 0 4 10 II 12 13 14 20 21 22 2 3  2 4 3 0 3/ 32 3 3  3 4 4 0 41 4 2 43 4 4
4 4 1 1 4 4 4
1 4 4 1 1 4 4 4
= 2 4 4 1 1 4 4 4
3 1 1 2 2 2 2 2








1 1 1 1 1 1 2 2 2 2 2
1 1 1 1 1 1 2 2 2 2 2
1 1 1 1 1 1 2 ‘2 2 2 2
4 1 1 4 4 1 1 4 1 1 4 1 1
4 1 1 4 4 1 1 4 1 1 4 1 1
0 0 01 0 2  0 3  0 4  /O II 12 13 14 20 21 22 23 24 30 31 32 33 34 40 41 42 43 44
0
1
4 1 1 4 1 1 4 1 1 4 1 J 4 2 2 2 2
4 1 f 4 1 1 4 1 1 4 1 1 4 2 2 2 2
2
3
4 1 / 4 1 1 4 1 1 4 1 1 4 2 2 2 2
4 1 1 4 1 1 4 I 1 4 1 1 4 2 2 2 2










3 ( X, X3)
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4.3 The Total Differential
In this section, the total differential of a multi­
valued switching function is introduced. The total differential 
of a multi-valued switching function is defined in the 
following definition which is similar to the ordinary total 
differential.
Definition 4.3.1
The total differential of a multi-valued switching 
^ij'^ij
function f(x^,...,x^, Xĵ  ) is defined as follows:
n ^ij'^ij
df = Z Z d X (4.3.1)
i=l j ij'^ij a Xĵ
where Z is the summation over the OR operation and.
^ij'^ij ^ij'^ij
d x^ = m-1 if x\ changes
®ij'^ij
= 0 if 1%^ does not change
d Xĵ  is a two-valued vairable that its largest value is 
equal to m-rl and its smallest value is equal to zero.
Example 4.3.1
Find the total differential of the following 
3-valued switching function.
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1,1 1,2 0,0 
f(x^,X2) = 1 * x^ x^ + 2* x^
3f f 0,0 1,2
^ “T7I ^ *1 * “ Ô7Ô ^ *1 + ~ T 72 ^ ^1
3 %2 3 %2 3 x^
.g 1,2 0,0 0,0 1,2 1,2
-T7Ï  = "̂ 2 + 2 x^) © 2 . X]_ = 1 . x^ %2
3 X]_
1,1 1,2 1,1 1,2 
= (1* X, x_ + 2) © 1* X, x_ = 20,0 ""1 ^2 ^ ^ "̂ 1 ^2 
3 x^
1,1 0,0 0,0 1,1 
= (1* X, + 2- X, ) © 2* X, = 1" X,1,2 "1 ' ^1' " " "1 " ^1 
3 Xg
Therefore,
1,2 1,2 1,1 0,0 1,1 1,2
df = 1 * x^ Xg d x^ + 2 *d x^ + 1 " x^ d x^
4.4 Computer Method For Computing Partial Derivative
In the foregoing sections, we have discussed multi­
valued partial derivatives and differentials of multi-valued 
switching functions. When the number of variables and the 
value of the function increase, the map method becomes more 
and more laborious and it will involve more work. In this
70
*i'bi
section, a computer method for computing 3f/3 is pre­
sented. This method is very convenient for computer imple­
mentation to compute the multi-valued partial derivative 
and the multi-valued total differential.
Example 4.4.1






Find the partial derivative with respect to x^.
Step 1 : Find 5-valued representations of the above minterme.
They are shown in the first and. second-columns of Table 4.4.1.
3,3
Step 2: Create new minterme by changing x, of the minterme
373
to x^ and delete those (the original and the minterm generated 
by it) which appear twice. They are shown in the third, 
fourth, and fifth columns of Table 4.4.1.
3,3
Step 3 ; ■ Find the minimal expression of 3f/3 x^ using the
tabular minimization technique described in Section 3.4.
3,3
The minimized 3f/3 x^ is found to be: -
1,4 2,4 0,0 0,1 2,4
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FAULT DETECTION IN COMBINATIONAL CIRCUITS
5.1 Introduction
Digital systems are built with more and more complexity. 
The fault testing and diagnosis of digital circuits becomes an 
important part of digital system design. After a digital 
circuit is designed, built and properly constructed, it may 
be disabled by an error. The process of applying tests and 
determining whether a digital circuit is fault free or not is 
generally known as fault detection. A number of methods [18, 
Chapter 7, 23-27] have already been developed for fault de­
tection in binary circuits. One of these methods is the 
Boolean difference method [3] which receives our special 
attention, since it is conceptually simple and straightfor­
ward for deriving a set of tests to detect the faults in 
combinational binary circuits. Fault detection in combina­
tional binary circuits was presented in section 2.7.
Just like combinational binary circuits, multi-valued 
combinational switching circuits may be disabled by an error
[3]. Thus, in this chapter, the Boolean difference method 
for detecting faults in binary circuits is generalized to 
multi-valued switching systems. The derivation of a complete
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set of tests (.the set of all possible tests) for detecting 
any single fault in any multi-^valued combinational switching 
circuit is presented,
5.2 Single Faults Detection on Input Lines
In this section, only those single faults that exist 
on the input line of the circuit are considered. A circuit 
becomes faulty when the value of its output is different from 
the corresponding value of its truth table at any input state. 
The faults considered here are assumed to be fixed or per­
manent or nontransient faults, i.e., without having them 
fixed or repaired, the faults will be permanently there.
Such faults are those which cause a wire to be stuck at -0 
(s-a-0) or stuck at -k(s-a-k), where k=l,...,m-l. There are 
some faults in a circuit that are undetectable, thus we de­
fine:
Definition 5.2.1
A fault in a multi-valued combinational switching 
circuit is said to be undetectable if the faulty and normal 
values of the output of the circuit are the same, otherwise 
the fault is detectable.
Two indistinguishable faults are defined in the 
following definition.
Definition 5.2.2
Two faults are said to be indistinguishable if their
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output faulty functions are equal.
Theorem 5.2.1
Stuck-at-k (s-a-k) faults that exist at the inputs 
of K-AND gate or K-OR gate are indistinguishable for all 
K k ^  m-1 where k = 1,2, ..., m-1 .
The proof of this theorem is obvious and may thus 
be omitted.
Example 5.2.1
Find all undetectable and indistinguishable faults ■' 
that exist on line 1 of 3-valued K-AND gate shown below for 
K = 1 and 2.
K. I > = K*xy
(a) K = 1
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TABLE 5.2.1
, s-a-0, s-a-1 and s—a—2 Output Functions for K = 1
X y ^10 ^110 ^111 ^112
0 0 0 0 0 0
0 1 0 0 1 1
0 2 0 0 1 1
1 0 0 0 0 0
1 1 1 0 1 1
1 2 1 0 1 1
2 0 0 0 0 0
2 1 1 0 1 1
2 2 1 0 1 1
The functions ^10 ' ^110 ' ^111 ‘and f^^2 that are shown
Le 5.2.1 (for K = 1) correspond to normal, s-a-0, s-a-1
and s-a-2 output functions, respectively. There
are no undetectable faults because r ^ ^lo
and f^ 2  ^ -10 while f^ii and f ^ z  are two indistinguishable
faults because f^^^ ~ ^112*
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(b) K = 2
fzo = 2'Xy
TABLE 5.2.2
Normal, s-a-0, s-a-1 and s-a-2 Output Functions for K = 2
X y ^20 ^210 ^211 ^212
0 0 0 0 0 0
0 1 0 0 1 1
0 2 0 0 1 2
1 0 0 0 0 0
1 1 1 0 1 1
1 2 1 0 1 2
2 0 0 0 0 0
2 1 1 0 1 1
2 2 2 0 1 2
From Table 5.2.2 for K = 2, all faults are detec­
table because ^210 ^ ^20' ^211 ^ ^20' ^212 ^ ^20’
all faults are distinguishable because K = m-1 = 2 .
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a ►, b .
The input variable :x̂  may be used more than once 
at the input of the circuit such that the multi-valued con- 
stant K associated with the variable may take more
than one value. When this situation occurs, the faults on 
each line connected to need to be detected separately.
Multi-valued partial derivative defined in Definitions 4.2.2 
and 4.2.2'need to be redefined such that this problem can be 
solved. It is found that this problem can be solved if multi-
af/bi




9f Cx-t,... /X , X. ) a.,b. a.,b.




^i'^i9f r ' ' ‘ / ^4 )
------------ rr~b!---  ~ f (x^,... ,Xj^,m-l) © f (x^,... ,x^, 0)
3(K ix.i)
^ (5.2.2)
Definitions 5.2.3 and 5.2.4 will be used only in 
this chapter for the purpose of fault detection; otherwise 
Definitions 4.2.2 and 4.2.2'are to be used elsewhere.
The following theorem shows that the set of tests 
for detecting any single fault on any input line i of a 
multi-valued combination circuit can be obtained by using
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Let f(x^,.../x^, ) be the output function of a
multi-valued combinational circuit, (a^,..a^) is a test oJ 
s-a-0 or s-a-k fault on the input line i if and only if
3f' < L 0 < L < m-1 (5.2.3)
where aj^...a^ e (0,1 ,... ,m-l)
and K is a multi-valued constant associated with the
ai'b.
gate of the input variable Xĵ
•Proof;
From the definition of multi-valued partial deriva­
tive, we have
9f
( « • < * )
when 9f  ̂ L, f (x^,... ,x^^m—1)





f CXj^,,,. = fCx^,,..,x^fO). Thus,
9f
9 ( / < - )
< L is the condition for f(x,,..,x , ^  X n
x^ ) being dependent on the variable x̂  ̂ , i.e., 
line i is in error and aj^...a^ is a test to detect 
this error.
The following lemmas will be used for detecting single 
fault on any input line i (primarily line i) of a multi-valued 
combinational circuit.
Lemma 5.2.1:
Set of tests T for detecting both s-a-0 and s-a-k 
faults on an input line i is computed from Equation (5.2.3).
Lemma 5.2.2;
Set of tests Tq for detecting s-a-0 fault on an in­
put line i is computed from the following equation.
^i'^i 9fX1 a.,b.
9(K ^x / )X
< L 0 < L < m-1 (5.2.4)
^1 •••^n
Lemma 5.2.3;
Set of tests T^ for detecting s-a-k faults on an 




' < L 0 < L < m-1 (5.2,5)
Lemma 5.2.4;
The relationship between T, and T. is:
T = T q Ü (5.2.6)
Example 5.2.2
Consider 3-valued function f(x,y) of Equation (5.2.7) 
in which its AND-OR realization is shown in Figure 5.2.1. 
Suppose it is desired to derive sets of tests for detecting 






0,0 0,0 2,2 0,0 0,0 2,2 2,2 2,2 





Figure 5.2.1: AND-OR Realization of the Function of Equation (5.2.7)
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Cal fault on line i
Note that line i is connected to the input variable
2 , 2
X and the associated constant K is equal to 1. Therefore,
2,2
the partial derivative must Be taken with respect to 1* x .
0,0 0,0 0,0 0,0 2,2 2,2 2,2 
— — ''2~2"" = C l * x  y + l * y  + 2 * x  y + 2 - x  y )
Hi* X 1
0,0 0,0 0,0 2,2 2,2 2,2 1,2 0,0 
© C l * x  y + 2 * x  y + 2 * x  y ) = l * x  y
(5.2.8)
Set of tests T for detecting all s-a-0 , s-a-1 and 





= 1* X y £ 2
The above equation is satisfied when x = 1 and y = 0 
or when x = 2 and y = 0, thus
T = [10,20]
Moreover, sets T q and T^ of tests for detecting s-a-0 
and s-a-k faults on line i can be computed by using Equations
(5.2.4) and (5.2.5), respectively, to Equation (5.2.8) as 
follows :
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2,2----- 2,2 1,2 0,0 2,2 0,0 
^ ------ 2~~2" = L a  XCl" X y i = l * x  y £ 2
^  ̂ C5.2.9)
2,2 g- 2,2 1,2 0,0 1,1 0,0
X  ----------= C X ICI" X  y I = 1' X y < 2
i  > cs.a.io,
Equation [5.2.91 is satisfied whan x = 2 and y = 0
and Equation C5.2.10) is satisified when x = 1 and y = 0,
thus
Tq = 120] and T^ = [10]
Notice that T = Tq U Tj, as expected, and s-̂ a—1 and
s-a-2 faults on line i are detectable, but they are indis­
tinguishable because K = 1, this can be verified from the 
following table for set T^.
Tĵ  f(x,y) f(x,y) f(x,y)
(x y) (Normal) (s-a-1) (s-a-2)
(b) fault on line j
2 , 2
Line j is connected to the input variable x
and its associated constant K = 2. Thus, the partial dériva-
2 , 2
tive must be taken with respect to 2 * x .
g. 0,0 0,0 2,2 0,0 0,0 2,2 2,2
= [l*x y + l * x  y + 2 * x  y + 2* y )2 , 2  
3 (.2. X )
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0,0 0,0 2,2 0,0 0,0 2,2 1,2 2,2 
© CL* jx y  T 1* .% y + 2 * x  y 1 = 2* x y
C5.2.11)
Set T is computed from Equation [5.2.11) as follows:
rv̂  1 ,2 2 , 2
 2 . X y < 2
3(2. X )
i.e., T = [12,22]
Set T q and T^ are computed from the following equations
2,2-2,2 1,2 2,2 2,2 2,2 
X ---- n " h ~ ' = ( X )(2. X y ) = 2 * x  y < 22,2 
9(2. X )
and
2,2 2,2 1,2 2,2 1,1 2,2 
X  ? = ( x ) ( 2 . X y ) = 2* x  y £ 2
3(2. x“ )
i.e., Tq = [22] and T^ = [12]
s-a-1 and s-a-2 faults on line j are detectable. 
They are also distinguishable because K = 2, this can be 
verified from the following table for set T^.
f(x,y) f(x,y) f(x,y)
(x y) (Normal) (s-a-1) (s.*^-2)
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5,3 Single Faults Detection on Internal Lines
Single faults may occur on internal lines of multi­
valued combinational circuits. When a single fault occurs 
on any internal line of a multi-valued combinational circuit. 
Theorem 5.2.2, Equation (5.2.4) and Equation C5.2.5) cannot 
be used for detecting this fault. For this case, the output 
function f of the given circuit must be written as function 
of the input variables Cx^,...,x^} and function g^, i.e..
f =
where g^ is function that must be read at line i and it 
is a function of the input variable (x^,...,x^) i.e..
The following three lemmas will be used for detecting 
single fault on any internal line of a multi-valued combina­
tional circuit:
Lemma 5.3.1:
Set of tests T for detecting both s-a-0 and s-a-k 
faults on an internal line i is computed from the following 
equation.
3f
3(K-g^) < L 0 < L < m-1 (5.3.1)
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Lemma 5.3.2;
Set of tests T q for detecting s-a-0 fault on an 
internal line i is computed from the following, equation;
3f < L 0 < L < m-1 (5.3.2)
Lemma 5.3.3;
Set of tests T^ for detecting s-a-k fault on an 
internal line i is computed from the following equation;
~  3f 
^i &(K.g.) < L 0 < L < m-1 (5.3.3)
Example 5.3.1
Consider the 5-valued combinational circuit shown 
in Figure 5.3.1 whose output function ffx^^XgyXg) is given 
by Equation (5.3.4). It is desired to compute sets T, T q 
and T^ for detecting all faults on line i indicated in the 
figure.
4,4 0,0 4,4 0,0 4,4 2,3 1,3
f 1 = (1* + 3" %2 x^) (4- Xg + 2- x^ x^)
(5.3.4)







Figure 5.3.1: Circuit of Example 3.3.1
4,4 2,3 1,3
f(x^,X2'X3'9i) = (4'9i)(4- x^ + 2- x^ x^)
3f
4,4 0,0 4,4 0,0
3 (4 -g^)
where g\ = 1" x^ + 3* X2 x
4,4 2,3 1,3 _  4,4 2,3 1,3
g\(4« X2 + 2- x^ Xg) © 9^(4" Xg + 2- x^ x^)
(5.3.5)
3f 4,4 0,0 4,4 0,0 4,4 2,3 1,3
3(4.g^) (1 . x^ x^ + 3 . X2 x ^ ) (4 . X2 + 2" x^ Xg)
4,4 0,0 4,4 0,0 4,4 2,3 1,3
© (1* x^ x^ + 3* X2 x^)(4* X2 + 2* x^ Xg)
4,4 0,0 4,4 0,0 4,4 2,3 1,3
= Cl* x^ Xg + 3* x_ x^) (4. X 2 + 2* x^ x^)
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4,4 0,0 4,4 0,0 4,4 2,3 1,3
© Cl' -x̂  ). C3* x^ x^} (4 + 2 -x^ x^)
4,4 0,0 4,4 0,0 4,4 2,3 1,3
Cl* X^ Xg + 3* Xg Xgl C4* Xg + 2* X^ Xg)
4,4 0,0 4,4 0,0 4,4 2,3 1,3
C3 + 4 -x^ + 4 .Xg) Cl + 4 «Xg + 4 -Xg ) C4 • Xg + 2 • X^ Xg )
2,3 4,4 1,3 4,4 4,4 0,0 4,4 4,4
2* X^ Xg Xg + 3* X^ Xg Xg + 4 * X^ Xg
4,4 4,4 0,0
+ 4* x^ Xg Xg C5.3.6)
Set T can be computed by making equation C5.3.6) 
equal to or less than 4, thus
g. 2,2 4,4 1,3 4,4 4,4 0,0 4l% 4,4
= 2" Xn x_ X-, + 3* X, X- X-, + 4* X- X,a 14*9^) 1 2 "3 " " n  2 "3 "1 2
4,4 4,4 ÏÏ7Ô
+ 4* x^ Xg Xg £ 4 C5.3.7)








Sets. T q and can be computed by using Equations 
C5,3,2L and [5.3,31 to Equation (5.3,6), respectively, as 
follows:
4,4 0,0 4,4 0,0 2,3 4,4 1,3
3i sTÎTgp- = U -  ^1 ^3 + 3- ^2 X 3) (.2- ^2 ==3
4,4 4,4 0,0 474 4,4 4,4 4,4 Ô7Ô
+ 3" Xg + 4" X2 + 4* X 2 Xg) ^  4
(5.3.8)
  4,4 0,0 4,4 4,4 4,4 4,4 0,0
9i 3(4.91 = a  + 3- + 3- X3 + 1- X3 + 4 . X3 Xj + 4. X3 X3
0,0 4,4 0,0 2,3 4,4 1,3 4,4 4,4 0,0
+ 1* + 4' X2 Xg)(2* x^ X2 Xg + 3- x^ X2 Xg
4,4 4,4 4,4 4,4 0,0
+ 4* x^ X2 + 4' x^ X2 Xg) ^  4 (5.3.9)
By solving Equations (5.3.8) and (5.3.9), sets T0
and can be obtained:








STATIC HAZARD DETECTION IN ASYNCHRONOUS 
MULTI-LEVEL COMBINATIONAL CIRCUITS
6.1 Introduction
Since the first investigation by Huffman [32] and 
Eichelberger [33], the problem of static hazard detection 
in two-valued asynchronous combinational circuits has been 
attacked by many researchers [34-39]. Eichelberger [33], fol­
lowed by Bredson and Hulina [34], Mukcaidono [35], Mete et 
al. [36], and Thayse [37] studied the problem by assuming 
that the changes of two or more input signals must happen 
simultaneously. By carefully reviewing practical situations, 
it is found that to control the timing of the changes of two 
or more input signals with the presence of random delays in 
an asynchronous circuit is extremely difficult, if not 
totally impossible. Therefore, in this dissertation, we 
eliminate this unrealistic assumption and consider static 
hazards under single input change at a time.
It is also important to point out that most of the 
previous works on this subject [33-38] were generally limited 
to two-level combinational circuit hazard detection. Since 
static 0 [static 1) hazard cannot occur in two-level AND-OR
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CPR^AND).. asynchronous, circuits, the problem of static hazard 
detection of two^level circuits is considerably simpler than 
that of multi-level cicuits where both static Q and static 1 
hazards may occur.
In this chapter we present a procedure for static 
[logic1 hazard detection in asynchronous multi-level multi­
valued combinational circuits using the multi-valued digital 
calculus introduced in Chapter IV. The procedure uses the 
transforming of the given multi-level circuit into its equi­
valent two-level circuit, called equivalent normal form (ENF) 
[40] and is derived from the concept of multi-valued partial 
derivative.
Definition 6.1.1
Define the initial input state A = (b^,...,bj_^,Cj, 
bj_|_i,... ,b^) and the final input state B = (b^,...,bj_^,bj, 
bj^l,...,b^), where Cj ^ bj.
6.2 Types of Static Hazard
Just like static hazards exist in binary circuits; so 
does it exist in multi-valued circuits. There exists two 
types of static hazards in multi-valued circuits, the first 
type is called input static hazard (function static hazard) 
and the second type called logic static hazard. An input 
static hazard is caused by the presence of a spurious pulse 
in the output signal, due to a transient input state occuring 
during the transition from an input state A to an input state B.
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The input variable attains this wrong transient value 
momentary. The spurious hazard pulse appears at the output 
if the difference between the given values of in state A 
and state B is greater than one. If = p in state A and 
= p + 1 in state B, the transition of from state A 
to state B will not contain a middle value and thus no tran­
sient state may occur during this transition. Hence a prac­
tical multi-valued combinational circuit is free of all input 
static hazards if the input variables = p before the change 
and x\ = p + 1 after the change. The circuits under this 
mode of operation are reliable and thus useful for practical 
applications. Therefore, in this dissertation, we consider 
only this mode of operation. The second type of hazards is 
logic static hazard and it is defined in the following defi­
nition.
Definition 6.2.1
A multi-valued combinational circuit contains logic 
static hazard or simply static hazard if and only if 
CD f(A) = f(B), where A and B were defined in 
Definition 6.1.1.
C2) during the input change A to B a spurious hazard 
pulse may be present on the output.
Static hazard [logic static hazard) is present in a 
multi-valued combinational circuit if one or more of the 
input variables and their complements are both present in
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tiie realization of the circuit. Any input variable and its 
complement may not change exactly at the same time and thus 
the circuit may momentarily give a spurious pulse in the 
output signal, this spurious pulse at the output causes 
static hazard to be present,
6.3 Combintorial Variables
The static hazard is closely related to the internal 
prorogation times of the signal path, i.e., on the internal 
delays of the invertors in the circuit. The presence of 
these delays in a circuit requests to treat internal switch­
ing signals as independent variables during an input transi­
tion. So to make the internal signals as independent, the 
circuit must not have any two parallel paths. The parallel 
paths are those paths that are branching from the same node 
and meet at another single node. The introduction of combin­
torial variables in the circuit eliminates the existance of 
parallel paths and make the switching signals independent 
during an input transition. However, the introduction of 
the combintorial variables will not affect the truth table 
of the circuit.
A large number of combintorial variables being added 
to the circuit makes the analysis procedure very tedious, 
therefore, it is desirable to determine the minimal set of 
combintorial variables that can do the job. The determination 
of the minimal set of combintorial variables will be illustrated 
by examples in section 6.5.
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*1'^!
I,t is obvious that the set of input variables ( x , 
^nf&n
,,.f X  I is transformed into the set of input and combin-
" Bn/bntorial variable C /,.,, x , vr. ,,,., w. 1 and the output
ai,b 1 a ,b n ^ ^
function z = f ( x, ,..,, x 1 is transformed into z = f
a.,b, a ,b ^
C x^ ,..., x^ ,fW^l. The number of the outputs of
the modified circuit became 1 + & where Z is the number of 
combintorial variables that are being added. x^ can be 
more than one variable depends on whether a^ and b^ are 
vectors or have one value.
6.4 Static Hazard Detection Using Digital Calculus
In order to detect the static hazard in multi-valued 
combinational circuits using multi-valued digital calculus 
that was introduced in Chapter IV, the differentials df 
and dw^ for j = 1 ,...,& must be calculated to predict the 
transient behavior of the circuit as it was suggested by 
Thayse [37] for two-valued case only. The combintorial 
variables is called the combintorial variable of order 1 
because they are only considered as the functions of the 
input variables, Wg is called the combintorial variables of 
order 2 because they are considered as the functions of the 
input variables and the combintorial variables of order 1 , 
and so on. In general Wj is called the combintorial variables 
of order j .
Wj = w . C X- X ,w., ,. .., w. _, ) (6.4.1)J J X n X J “X
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The differentials dWj for j = and df are
given by














The way to evaluate Equations (6.4.2) and (6.4.3) is 
to first compute the differentials of the combintorial vari­
ables of order 1. If some of these differentials are not 
equal to zero, they are made equal to m-1 in order to compute 
the differentials of order 2. This process is then continued 
for at most i steps. One then has to compute those w^'s that 
their differentials are equal to zero. Finally df can be 
computed.
The following theorem will be useful for static hazard 
detection of multi-valued combinational circuits.
Theorem 6.4.1
If fCA) = f(B), the realization of the function f(x,w) 
is free of static hazard if and only if;















where d (dw^) = m - 1 if x^ (wĵ ) changes
Sf/bi
= 0 if x^ (w^) does not change
and C (bĵ f •. » )
Proof: It will be shown that if either summations of Equa­
tion (6.4.4) of Theorem 6.4.1 is not satisfied, the function 
f will contain a static hazard for considered transition.
If Equation (6.4.4) is not satisfied, then there exists at 
least one term in either summations is not equal to zero, 
e.g., the jth term of the first summation is not equal to 
zero which is given by Equation (6.4.5).
aj,bj 2j,bj a^,bj
df. = [f(x,,...,x , X. ) © f(x,,...,x , X . )] d X.J X i l J  X l i J  J
(6.4.5)
But from the definition of the multi-valued partial
derivative if both terms of Equation (6.4.5) are not equal,
then the function f experiences a variation for the jth term
of the first summation for the considered transition. Also
a ., b . a ., b .
d Xj is not equal to zero because the values of in
state A and state B are not equal. .This concludes that f
contains static hazard.
6.5 Procedure for Detecting Static Hazards
A procedure for detecting static hazard in a multi-
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valued combinational circuit by first obtaining the equivalent 
normal form (ENF) [40] of the given circuit is given below;
(1) Find the equivalent normal form (ENF) of the 
given multi-level multi-valued combinational 
circuit.
(2) Find all parallel paths from the ENF
(3) Find all minimal sets of combintorial variables 
by using the minimal covering technique such as 
Quine-McClusky covering table.
(4) Choose arbritrary one set that obtained in (3).
(5) Construct a free parallel paths circuit by in­
cluding the combintorial variables obtained in (4).
(6) Write 1 + £ equations of the output functions of 
the circuit obtained in (5).
(7) Compute the differentials dw^ for j = 1,...,£, 
and df.
(.8) Use Theorem 6.4.1 to find the transitions that 
contain static hazard.
It is found that the equivalent normal form (ENF) can 
be used to determine the parallel paths of the given circuit. 
Equivalent normal form (ENF) is illustrated in the following 
example.
Example 6.5.1
Consider the following 3-level, 3-^valued switching 
circuit shown in Figure 6.5.1. Find the minimal sets of 






Figure 6.5.1; Circuit of Example 6.5.1,
The ENF of the circuit of Figure 6.5.1 can be obtained 
as follows:
z = i - j = Cg + h) . Ce + f) . = Cg. + h. ) (e. + f.)
i J ^ J J
g. e . + g. f. + h. e. + h. f. 1 ] 1 ] 1 ] I D
(2ac) . e. + C2ac) . f. + (2bd). . e. + (2bd) . f . gi ] gi ] hr ] hr j
2*gi °gi ®j ^^gi ^gi ^^i^^hi ®j ^ ^ ^ h A i
0 ,0 0 ,0 0 ,0 0 ,0 0,0 0,0
2 =1 . =2 . *2 . + 2 =1 . =2 . *3,.agr cgr ej agr cgr f]
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0,0 0,0 0,0 0,0 0,0 0,0
+ 2 X, X- x_ + 2 X. X, X?
■^bhi ^dhi êj -^dhi ^dhi "̂ fj
(6.5.1)
All possible parallel paths of the circuit of Figure
6.5.1 can be found from Equation (6.5.1) by using the follow­
ing two steps:
Step 1 : Search for each variable and its complement,
if present, in each term of Equation (6.5.1) and list all the
paths associated with this variable and its complement to
form one set of parallel paths. For example, the variable 
0,0 0,0
X, and its complement x, give the set of parallel paths
0,0
[(a,g,i),(b,h,i)]. Also, the variable X2 gives the sets of 
parallel paths [(c,g,i), (e,j),(d,h,i)]. Notice that both 
(c,g,i) and (e,j) are both present in one term of Equation 
(6.5.1).
Step 2 : The two sets [(a,g,i), (b,h,i)J and [(c,g,i),
te,j), Cd,h,i)] contain only the longest paths, i.e., the 
paths start at the input of the circuit and end at its out­
put. But we also need to find all sub-parallel paths present 
in the circuit. It is found that the searching tree method 
is very convenient to find these sub-parallel paths. One 
searching tree is needed for each set of parallel path ob­
tained in step 1. The searching tree method can be summarized 
as follows:
Cl) Insert one set of the longest parallel paths that
are obtained in step 1 in the first level of the tree,
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(2) All subsets that have at least two parallel paths 
of the set of the first level of the tree are in­
serted in the second level of the tree. The 
number of these subsets can be computed by using 
the following formula:
^ _ r(r-1)(r-2) ...(r-i)
i!
where r = the number of longest parallel paths 
that were obtained in step 1
i - 2,3,...,r-l
Let q be the total number of subsets of sub-parallel 
paths in the second level of the tree or be the 




q = ^  L  j (6.5.2)
i=2 ^ '
where ft I is the number of branches that contain
i sub-parallel paths.
If the set of the first level of the tree contains 
only two parallel paths, then go to (3).
(3) If all parallel paths in any subset of part (2) 
have one common liter at the end, delete this 
common liter in all paths of the subset and insert 
this new subset of sub-parallel paths in the next 
level of the tree.
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(4) Any branch of the tree is terminated when there 
is no common literals in all paths of the branch.
Searching trees for sets [(a,g,i),(b,h,i)] and [(e,g,i), 
(e,j), (d,h,i)] are shown in Figure 6.5.2a and Figure 6.5.2b, 
respectively, notice that r=3, i=2 and q=3 for the set [(e,g,i) 





Figure 6.5.2: Searching Trees for Example 6.5.1,
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The complete sets of parallel paths of the circuit of 
Figure 6.5.1 can now be obtained from the searching trees of 
Figure 6.5.2, these sets are;
(a,g,i) and (b,h,i)
(a,g) and (b,h)





The problem of determining the minimus sets of combin­
torial variables becomes a minimal covering problem as shown 
in Table 6.5.1. Each column of Table 6.5.1 corresponds to 
one of the seven sets of parallel paths obtained above and 
each row corresponds to one letter that is shown at the input 
of the gates of Figure 6.5.1,
TABLE 6,5.1 
MIÎIIMAL COVERING TABLE FOR EXAÎ1PLE 6.5.1
(abghi) (abgh) (cdeghij) (cdgh) (cegij) (dehij) (cdghi) 
a X X
b X X
C X X X  X
d X X  X X
e X X X
f
g X X X X X  X
h X X X X X X
i X X X X X
j X X X
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From Table 6.5.1, the minimal sets are:
(c,h),(d,g),(e,g), (e,h),(g,h), (g,i), (g,j),(h,i), 
and (h,j)
Choose arbritrarily the minimal set (g,h) . The cir­
cuit that is free of all parallel paths in which it includes 





Figure 6.5.3: The circuit of Figure 6.5.1 without parallel
paths.




Wh = 2. (6.5.4)
0,0 0 , 0z == %  + (2. + 2. X ) (6.5.5)
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Example 6.5.2
Detect static hazards present in the circuit of Figure
6.5.1.
Free parallel paths circuit of the circuit of Figure
6.5.1 is shown in Figure 6.5.3^ The differentials dw^, dw^ 
and dz of Equations (6.5.3), (6.5.4) and (6.5.5) are computed 
as follows :
3w 0,0 3w 0,0
= — 0^  a X + d
3 x^ 3 Xg
0,0 0,0 0,0 0,0
(2 X2 © 0) d x^ + (2 x^ e 0) d Xg
0,0 0,0 0,0 0,0
2. Xo d X, + 2.x, d X.
3w, 0,0 3w, 0,0
d"h = -Ô7Ô ’'l + -Ô7Ô  ^ ==2
3 X^ 3 Xg
0,0 0,0 0,0 0,0
CO © 2. Xg)d x^ + (2. x^ © 0)d Xg
0,0 0,0 0,0 0,0 
2. x^ d X, + 2. X, d X-
a: = -5TÔ 4 %2 + -#70 a *3 + %  %
3 Xg 3 Xg ^
0,0 _ 0,0 0,0 
= [(Wg + W^) (2 + 2. Xg) © (Wg + W^) (0 + 2 Xg)]d Xg
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0,0 0,0 0,0 
+ [ (Wg. + w^) (2. + 2) @ (Wg + w^) (2 . X2 + 0) ]d x^
0,0 0,0 _ 0,0 0,0 
+ [ (Wg + w^) (2. Xg + 2. Xg) © (Wg + w^) (2 . Xg + 2 . Xg) ] dŵ ,
0,0 0,0 0,0 0,0 
+ [(Wg + Wj^)(2. Xg + 2 . Xg) © (Wg + Wĵ ) (2 . Xg + 2 . Xg)]dw^
0,0 0,0
dz = [(Wg + w^) © 2. Xg (Wg + w^)]d Xg
0,0 0,0
+ [ (Wg + Wĵ ) © 2 . Xg (Wg + w^)]d Xg
0,0 0,0 _ 0,0 0,0
+ [(Wg + w^)(2. Xg + 2. Xg)©(Wg +w^) (2. Xg + 2. Xg) ]dWg
0,0 0,0 0,0 0,0
+ [(Wg + w^){2. Xg + 2. Xg)©(w^ + Wĵ ) (2. Xg + 2. Xg) ]dw^
To test the transition from state (001) to state (002)
0,0
for static hazard, it can easily be verified that d x, = 0 , 
0,0
d Xg = 0, dw^ = 0, dw^ = 0, w^ = 2, and w^ = 0 . By substitu­
ting these values into dz, we obtain:
0,0 0,0 
dz = [(2+0) © 2 - Xg (2+0)](0) + [(2+0) © 2 -(2+ 0)]d Xg
0,0 0,0
+ [(2+0)(2 + 2- Xg)©(0 + 0)(2 + 2' x  ) ] ( 0 )
0,0 0,0
+ [(2+0) (2 + 2- Xg)©(2 + 2) (2 + 2- X g )  ] (0)
0,0 0,0 
= (2 © 2)d Xg = (0) d Xg = 0
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Thus dz = 0, which implies that this transition is
free of static hazard according to Theorem 6.4.1. On the
other hand, the transition from state (002) to state (102) 
0,0 0,0
yields d Xg = O' d = 0, dw^ = 2, and dw^ = 2. By sub­
stituting these values into dz, we obtain that dz = 2, i.e., 
this transition is not free of static hazard. Table 6.5.2 
shows all static hazards that are present in the circuit of 
Figure 6.5.1.
TABLE 6.5.2 
Static Hazard Table for Example 6.5.2
A B
f(A)=f(B) dw9 dw, w h g Wh dz
Type of 
Hazard
000 100 2 2 2 2 2-hazard
001 101 2 2 2 2 2-hazard
002 102 2 2 2 2 2-hazard
Example 6.5.3
Consider the following 4-level, 5-valued switching 
circuit shown in Figure 6.5.4. Detect all static hazards 
present in this circuit.
Applying static hazard detection procedures, we ob­
tain ENF of the circuit which is given by Equation (A.1.2) 







Figure 6.5.4: Circuit of Example 6.5.3
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The minimal sets of parallel paths are given in
section A.2 of Appendix A. Choose arfaritarily from the
minimal sets that are obtained in section A.2 the minimal
set (f^ffgfgg/ggfh^). The circuit that is free of all
parallel paths in which it includes the combintorial variables
Wf f W» , w , w f w, is shown in Figure 6.5.5.
^1 ^6 ^2 ?3 ^1
The outputs of the circuit for Figure 6.5.5 are ;
3 , 3  0 , 1  
\  = ^3
0,0 2,2
D
3 , 3  0 , 1  4 , 4  2 , 3  0 , 0  0 , 1
\  “ "'l ==3 + 2- X; Xj + 4- Xj Xj
3 , 3  0 , 1  4 , 4  2 , 3
w =  w- +  2 *  X, X- +  2 "  x_ X-5*5 f n 1 3  2 3
3 , 3  0 , 1  4 , 4  2 , 3  0 , 0  2 , 2
= w +2*
1
« g   2 -  X ^  X 3  +  1 -  X j  X 3  +  3 -  X 3  X 3
4 , 4  2,3 0,0 0,1
= \  =2 ==3 + '*• ==1 ^2 + "fg)
4 , 4  273 0,0 0,1
= W. W  + W. W_p +  1' x_ x, w +  4 *  X, x_ whi 9] hi fg 2 3 hj_ 1 2  ĥ _
The differentials dw , dw , dw , dw and dw ,
^1 ^6 ^2 ^3 ^1























Figure 6.5.5: The Circuit of Figure 6.5.4 Without Parallel Paths
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3,3 0,1
^ T 7 2  ^ *1 * “ÏÏ7T ^ ^3 
3 x^ 3 Xg
0,1 3,3 3,3 0,1
= 4" Xg d x^ + 4' x^ d Xg
0,0 2,2
“oTo ^ *1 ^ “ 272 ^ *3 
3 x^ 3 x^
2,2 0,0 0,0 2,2
= 3. Xg d x^ + 3" x^ d Xg
3,3 0,0 4,4 3W 0,1
^ T T T  ^ %1 ^ “Ô7Ô ^ *1 ^ “TT4 ^2 0,1 ^ *2
3 x^ 3 x^ 3 x^ 3 x^
5 V  0,1 % ,  2,3In " y ■and X^ + ■ A- ?  d X,0,1 " 3 2,3 ^ -3
3 x^ 3 Xg
Therefore,
0,0 0,1 ÏÏ7X 070 ÏÏ7Ï 3,3 ÏÏ7Î 0,0 0,0 0,1
dWg = C3* x^ x^ Xg + 3- x^ Xg)d x^ + 2 * Xg d x^ + (2* x^ Xg
0,0 0,1 2,3 1,2 4,4 4,4 4,4 4,4 0,0 0,1
+ 2 Xi Xg Xg + 2* X^ Xg + 2* X^ Xg)d Xg + 4* X^ d Xg
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3,3 0,1 1,2 4,4 4,4 4,4 3,3 4,4 0,1 2,3
+ 3. d ^2 + C2* %2 + 2' Xg + 2» x^ Xg Xg)d Xg
dw_ =
3,3 
-373 d %1 +
9 X-
4,4 0,1
“474 * *2 * T 7 I
3w„
9 X, 9 X-"2 ^3
ÔTT 4,4 2,3
d %3 ^ 2,3
3 X-
2,3








X g + 2 *  Xg)©(Wg +
3,3 0,1 4,4












X g + 2 *  Xg) ® (Wf ^1
3,3 0,1 2,3








(Wg + 2* X ^  X g
4,4 2,3
+ 2" Xg Xg)]dWg
dw, =
0,0 3,3 4,4 0,1 2,2















X ^  X g  + 1
4,4 2,3 2,3 3,3 0,1
:g + 3' Xg) © (Wg + 2* X^ XgXg X
4,4 2,2 0,0 0,1 4,4 2,3
+ 1» Xg Xg)]d X^ + [(w_ + 2* Xg + 1- Xg Xg
0,0 2,2 
3- Xĵ  Xj)
Ill
4,4 2,3 0,0 2,2 3,3 3,3 0,1
© CWg + 1* ^2 + 3* x^JJd x^ + [ (Wg + 2* x^
2,3 0,0 2,2 3,3 0,1 0,0 2,2 4,4
+ 1" Xg + 3" X^ Xg) © CWg + 2* X^ Xg + 3* X^ Xg)]d Xg
3,3 4,4 2,3 0 , 0  2 , 2 4,4 2,3
+ I CWg + 2* X^ + 1» Xg Xg + 3" X^ Xg) © (W^ + 1 * Xg X-
0,0 2,2 0,1 3,3 0,1 4,4 0,0 2,2
+ 3* X ^  X g ) j d  X g  + [CWg + 2* X ^  X g  + 1* X g  + 3* X ^  X g )
3,3 0,1 0,0 2,2 2,3 3,3 0,1
CWg + 2* X^ Xg + 3" X^ Xg)]d Xg + [ CWg + 2* X^ Xg
4,4 2,3 0,0 3,3 0,1 4,4 2,2 2,2
+ 1* Xg Xg + 3* X^) © (Wg + 2* X^ Xg + 1' Xg Xg)]d Xg
3,3 0,1 4,4 2,3 0,0 2,2
+ [ (W -H 2- X ^  X g  +  1* X g  X g  +  3' X ^  X g )  © (Ŵ
3,3 0,1 4,4 2,3 0,0 2,2
+ 2' X^ Xg + 1* Xg Xg + 3* X^ Xg)JdWg
Sz 3z 3z ■ 9.Z 3z
= -Ô7Ô d =1 + -Ô7Ô a *2 + T 7 T  a *2 + T T I  ^ *3 + y —
3 X, 3 X, 3 X, 3 X -
4,4 2,3 0,1
dz = [(w, + w. Wf + 1" x_ x^ w. + 4 *  X, w. )^1 ^3 ^1 ^6 2 3 2
4,4 2,3 0,0
“gj + ''ĥ  «£5 + 1 - ^2 =̂3 ''g.
4,4 2,3 0,0
+ w, Wf + 1* x« X, w + 4 *  X ,  w ) © (w wfg 2 3 hi ^ ^1 ?3
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4,4 273 0,1
+ w w. + 1- :x, X- w, )d x_ + [ Cw, + w,fg 2 3 2 ?3 fg
T J l  0,0 0,1
+ 1* w + 4" X. X, w ). © Cw w + w3 1 2 h.̂  fg
0,0 0,1 4,4 0,0 0,1
+  4 -  X j  X ;  +  n w j ^ ^  M g ^  +  +  4 -  X ^  X g  w ^ )
4.4 0,0 0,1 2,3
© (w. w_ + w w_ + 1' Xg w + 4* X, x_ w. )]d X,^1 ?3 ^1 ^6 2 n.̂  1 2 3
4.4 271 0,0 0,1
+ "93 + \  ''fg + 1 - ^2 =3 %  + =̂ 2 X ’
_  4,4 2,3 0,0 0,1
® \  * \  "fg + 1 - =2 ==3 %  + ^2 "h3” ^"fg
4.4 273 0,0 0,1
+ "93 + "h^ "fg + ==2 ==3 %  + ==2 "h^*
4.4 273 0,0 0,1
© CW. w + w _ + 1" x_ x_ W + 4- X. X, W )]dw
^1 93 fg 2 3 1 2  92
4.4 2,3 0,0 0,1
+ "93 + "hi "fg + 1" =2 =3 "hi + 4 . Xi X; Wh^)
_  4,4 273 _  0,0 0,1 _
e Wg^ + «1,̂  "fg + 1- ==2 ^3 "h^ + 4- *1 ^2
Table 6.5.4 shows all static hazards that are present 
in the circuit of Figure 6.5.4. The types of static hazards 
are also indicated in Table 6.5.4.
TABLE 6.5.3









dw dw dw, g2 83 " 4
w. w 
G Gg
w w dzg3 Type of Hazard
010 020 0 0 0 4 0 4 0 0 0 4 0-hazard
011 021 0 0 0 4 0 4 0 0 0 4 0-hazard
013 023 0 0 0 4 0 4 0 0 0 4 0-hazard
OlA 024 0 0 0 4 0 4 0 0 0 4 0-hazard
141 142 1 0 0 4 4 4 0 0 4 1-hazard
143 144 1 0 0 4 4 4 0 0 4 1-hazard
241 242 1 0 0 4 4 4 0 0 4 1-hazard
243 244 1 0 0 4 4 4 0 0 4 1-hazard
441 442 1 0 0 4 4 4 0 0 4 1-hazard
443 444 1 0 0 4 4 4 0 0 4 1-hazard
301 302 4 0 4 4 4 0 4 2-hazard
311 312 2 4 0 4 4 4 0 4 2-hazard
321 322 2 4 0 4 4 4 0 4 2-hazard
331 332 2 4 0 4 4 4 0 4 2-hazard




STATIC HAZARD ELIMINATION IN ASYNCHRONOUS 
MULTI-LEVEL COMBINATIONAL CIRCUITS
7.1 Introduction
In Chapter VI, we have considered the problem of 
detecting the static hazard in asynchronous multi-level
multi-valued combinational circuits using multi-valued digi-
V
tal calculus. From the practical point of view, it is not
enough just to know the existance of the static hazard in
any circuit without removing it. Therefore, this chapter
is devoted to the problem of eliminating static hazard in 
asynchronous multi-level multi-valued combinational circuits.
The problem of static hazard elimination in two-valued 
asynchronous combinational circuits had first been investigated 
by Huffman [32] and Eichelberger [33] and then followed by many 
researchers [34],[36]. But most of the previous works on this 
subject [32],[33],[34],[36] were generally limited to two-level 
.combinational circuits static hazard elimination. Since static 
0 (static 1) hazards do not exist in two level AND-OR (OR-AND) 
asynchronous combinational circuits, the problem of static 
hazard elimination of two-level circuits is much simpler than 
that of multi-level circuits where both static 0 and static 1
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hazards may exist. Thus, static hazard elimination of multi­
level circuits is considered in this chapter. A procedure 
for static hazard elimination in multi-level multi-valued 
asynchronous combinational circuits is presented.
7.2 Static Hazard Elimination in Multi-Level Circuits
Static hazards in multi-level asynchronous combina­
tional circuits can be eliminated since it depends on the 
realization of the circuits. It is found that static hazards 
can be eliminated in any multi-level multi-valued asynchronous 
combinational circuits by adding a redundant circuitry to the 
given realization. Redundant circuitry depends on the type 
of static hazard presented in the realization, i.e., whether 
the static hazard is 0-hazard or k-hazards, where k = 1 ,2,..., 
m-1. It is found that any multi-level multi-valued circuit 
can be free of all static k-hazards if the necessary implicants 
are included in the realization as stated in the following 
theorem.
Theorem 7.2.1
A multi-level multi-valued circuit will be free of 
all static k-hazards if and only if the realization contains 
all those k-implicants of ENF of the circuit that have at 
least two-adjacent cells that are not included in any other 
k-implicant.
Proof ; To insure that static k-hazard is not present during
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the transition from the input state A to the input state B,
it is necessary that function f of the realization is equal
to k during this transition. This means that there exists
at least one product term in the ENFthat is equal to k during
bi,bi b2,b2
this transition. Therefore, k-implicant k* x, x, ...
-1
x^_2 of (bj^,b2... is present in the realization
either by itself or it is included in another k-implicant of 
the same k but it has less than n-1 input variables. Only 
those k-implicants of ENF that have at least two-adjacent 
cells that are not included in any other k-implicant are needed
to be present in the realization because we are concerned only
/ / 
with single input change. This concludes the proof.
We conclude that redundant circuitry that is needed 
to eliminate all static k-hazard consists of all implicants 
that are not present in the ENF provided that these implicants 
must satisfy Theorem 7.2.1. This redundant circuitry will be 
called k-redundant circuitry because when it is ORed with 
the output of the original circuit, all static k-hazards are 
eliminated. Also f will be used to represent the output 
function of k-redundant circuitry.
It is found that static 0-hazard in any multi-level 
multi-valued circuit can be eliminated according to the fol­
lowing theorem.
Theorem 7.2.2
Static 0-hazard (if present) in any multi-level multi­
valued circuit can be eliminated if an only if the function
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fg is added to the original circuit by using AND gate, where 
fg is the complement of the summation of all minterms that 
correspond to those input states A and B (A and B are defined 
in Definition 5.1.1) that contained static 0-hazard.
Proof: The function fg is function of the input variables
(x^,...,x^),i.e., fg = fg(x^,...,x^). The values of fg (A) 
and fg (B) are always equal to zero for all those input states 
A and B that contain static 0-hazard. While the value of fg 
is equal to m-1 for all input states that do not contain 
static 0-hazard. Thus fg eliminates all static 0-hazards 
when it is ANDed with the output of the original circuit.
Redundant circuitry to eliminate all static 0-hazards 
will be called 0-redundant circuitry.
Circuits.free of all static hazards can be obtained by 
first ORing k-redundant circuitry with the output of the 
given circuit to obtain a static k-hazard free circuit. 
Secondly, the static k-hazard free circuit obtained above is 
ANDed with 0-redundant circuitry. It is noticed that the 
same result can be obtained if the above procedure is reversed. 
Some multi-level circuits contain only one type of static 
hazard,i.e., either static k-hazard or static 0-hazard. If 
this is the case, then either k-redundant circuitry or 0- 
redundant circuitry need to be added to the given circuit, 
respectively. Adding k-redundant circuitry of 0-redundant 
circuitry or both to the original circuit does not change 
the truth table of the original circuit.
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7.3 Procedure for Eliminating Static Hazards
A procedure for eliminating both static 0-hazard and 
static k-hazards in a multi-level multi-valued combinational 
circuit by first obtaining the equivalent normal form ENF of 
the given circuit is given below.
(1) Find ENF of the given multi-level multi-valued 
combinational circuit.
(2) Find all k-implicants that are not present in ENF 
obtained in (1) by using multi-valued map. These 
prime implicatns must be subjected to the condi­
tion of Theorem 7.2.1 to avoid more redundancy.
(3) Construct k-redundant circuitry from k-implicants 
obtained in (2). Add k-redundant circuitry to 
the original circuit by using OR gate.
(4) Construct 0-redundant circuitry by using Theorem 
7.2.2. Add 0-redundant circuitry to the circuit 
obtained in C3) by using AND gate.
Example 7.3.1
Eliminate all static hazards present in the circuit of 
Figure 6.5.1 of Example 6.5.1. For convenience, this circuit 
is repeated in Figure 7.3.1.
By applying the above procedure, ENF of the circuit 
of Figure 7,3.1 is given in Equation (6.5.1), Equation (6.3.1) 






Figure 7.3.1: Circuit of Example 7.3.1.
0,0 0,0 0,0 0,0 0,0 0,0 0,0
'1 ^2z - 2 x^ Xg + 2 » x^ X2 Xg + 2" x^ x^ + 2* X, x., x
0,0 0,0 0,0 
1 ^2 *3
(7.3.1)
A 3-valued map of z of Equation [7.3.11 is shown in 
Figure [7.3.21.
00 02 20 22
0,00,0 Op2
0,0 0,0 0,0 0,0 0,0
Figure 7.3.2: 3-Valued map of z of Equation (7.3.1).
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The preceeding map shows that a-cubes can be combined
0,0
to give 2-implicant 2* This implicant is not present in
ENF of z in Equation C7.3,l). Thus, by adding this implicant
to the circuit of Figure 7.3.1, all static 2-hazards are
eliminated. k.-redundant circuitry consists of only the im- 
0,0 0,0 
plicant 2* i.e., f^ = 2* x^. Figure 7.3,3 shows static
k-hazards free circuit of the circuit of Figure 7.3.1. Since
the circuit of Figure 7.3.1 is free of all static 0-hazard as
shown in Table 6.5.2, the circuit of Figure 7.3.3 is free of










Eliminate all static hazards present in the circuit 
of Figure 6.5.4 of Example 6.5.3. For convenience, this 
circuit is repeated in Figure 7,3.4.
By applying static hazard elimination procedures, 
ENF of the circuit of Figure 7.3.4 is given by Equation 
(À.1.2 ). Equation (A. 1.2 ) is rewritten in Equation (7.3.2)
so that all literals subscripts are deleted and all terms 
that are equal to zero are also deleted.
3.3 0,1 3,3 4,4 2,3 4,4 2,3 0,0 4,4 2,2
z = 2 - x^ Xg t 1 " x^ Xg + 1 " X2 Xg + 2 " x^ X2 Xg
3.3 4,4 0,1
+ 1 - Xj_ X2 X 3
3.3 Ô7Î
+ 2* x^ X3 + 2'
0,0 4,4 2,3
+ 2 . X2 %3
0,0 Ô7T  2,3
+ 3* x^ Xg X 3 (7.3.2)
Equation (7.3.2) can also be written as:
2,3 4,4 2,3 4,4 2,3 3,3 4,4 0,1 0,0 4,4 2,2
Z = 1* [ X^ X2 X3 + X2 X3 + X^ X2 X3 + X^ X2 X3
3.3 4,4 4,4 4,4 TTl 0,0 4,4 2,3 3,3 0,1
+ x^ X2 Xg + X2 X3 + x^ X2 X 3] + 2 *[ x^ Xg
0 , 0 4 , 4 2 , 2 0 , 0 0 , 1 2 , 2 0 , 0 2 , 2
+  1 *
^ 1 ^ 2
X 3 +  3 -
^ 1
X 2 X 3 +  3 X i
^ 3
3 , 3 4 , 4 2 , 3 3 , 3 4 , 4 0 , 1 3 , 3 4 , 4 4 , 4
^ 1 ^ 2
X 3 +  2
• ^ 1 ^ 2 ^ 3
+  2 -
^ 1 ^ 2
X 3
3 , 3 4 , 4 4 , 4 4 , 4 273 0 , 0 4 , 4 273
+  1 *
^ 1 ^ 2 ^ 3
+  1 - X 2 X 3 +  1 -
^ 1 ^ 2 ^ 3
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4 —
Figure 7.3.4: Circuit of Example 7.3.2
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0,0 4,4 2,2 3,3 ÏÏ7T 3,3 4,4 2,3 3,3 4,4 0,1
+ + x^ X g  X g  + x^ X g  X g  +
3,3 4,4 4,4 0,0 4,4 2,3 0,0 0,1 2,2 0,0 2,2
+ Xĵ  Xg Xg + x^ x^ x^] + 3*[ X^ Xg Xg + X^ Xg
0,0 Ô7T  2,2
+ * 3]
= + %2 + Z]
where:
3.3 4 , 4  2,3 4 , 4  2,3 3,3 4 , 4  0,1 0,0 4 , 4  2,2
= l'[ x^ X2 x^ + X 2 Xg + x^ X 2 Xg + x^ X2 Xg
3.3 4 , 4  4 , 4  4 , 4  J T J 0,0 4 , 4  2,3
+ x^ X2 Xg + X 2 Xg + x^ X 2 Xg]
3.3 0,1 0,0 4 , 4  2,2 3,3 Ô7T 3,3 4 , 4  2,3
Z2 = 2* [ x^ x^ + X 2 x^ + x^ Xg + x^ X2 x^
3.3 4 , 4  0,1 3,3 4 , 4  4 , 4  0,0 4 , 4  2,3
+  X ^  X 2  X g  +  X ^  X 2  X g  +  X ^  X 2  X g ]
0,0 0,1 2,2 0,0 2,2 0,0 0%  2,2
Zg = 3"[ x^ X2 Xg + x^ Xg + x^ X2 Xg]
Three 5-valued maps for z^, Z2 and Zg are shown in 
Figures (7.3.5), (7.3.6) and (7.3.7), respectively. All 
implicants of z^, Zg and Zg are shown on these maps.
a-cubes of Figure 7.3.5 correspond to the implicant
4,4 2,3 4,4 2,3
1 " X. x_ while b-cubes correspond to the implicant 1 * X2 X3 .
 ̂ 3,3 4,4 2,3 0,0 4,4 2,2 0,0 4,4 2,3
The implicants 1- x^ Xg Xg, 1- x^ Xg Xg and 1- x^ Xg Xg
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3,3
of Z]_ are covered by a-cubes whereas the implicants 1 * x,
4,4 0,1 3,3 4,4 4,4 ^
^2 ^3 covered by b-cubes. In other
words, these implicants are not necessary to be shown
on the map of in which their deletion does not affect the
determination of the implicants that are stated in Theorem
7,2.1. From Figure 7.3.5, the implicant that is necessary
4,4 4,4
to eliminate static 1-hazard is 1* Xg» The implicant 1* Xg
is covered by both cubes a and b.




c1 c1 S1 1 °1 1
1 j. J_ J_ _f_ 1
2 -a1 a1 c1 a1 1
3 1 1 1 1 1
4 7 0 7 n PI
Figure 7.3.5: 5-Valued Map of z^
c-cube, d-cube, and e-cube of Figure 7.3.6 correspond
3,3 0,1 3,3 0,1 0,0 4,4 2,3
to the implicants 2- x, x_, 2 * x, x, and 2 * x, x« x, of
3,3 4,4 0,1  ̂ 3,3 4,4 2,3 z_, respectively. The implicants 2* x, x« x_; 2* x. x_ x _ ;
^3,3 4,4 4,4 0,0 4,4 2,2
2 " x^ %2 ^3' 2" x^ X2 Xg are covered by c-cube, d-cube
and e-cube, respectively. From Figure 7.3.6, the implicant
3,3
that is necessary to eliminate static 2-hazard is 2 * x,.
3,3







00 01 02 03 04 10 II 12 13 14 20 21 22 23 24 30 31 32 33 34 40 41 42 43 44
2 2 2 2 e2
2 2 2 2 2
e2 2 2 2 2
2 2 2 2 2 2
2 2 2 2 2
Figure 7.3.6: 5-Valued Map of
f-cube of Figure 7.3.7 corresponds to the implicant 
0,0 2,2 0,0 0,1 2,2 0,0 IT7T 2,2
3- Xg. The implicants 3* x^ Xg Xg and 3* x^ Xg Xg
are covered by f-cube. No implicant is needed for because
0,0 2,2
all minterms are covered by the implicant 3« x^ X g . The 
output function f^ of k-redundant circuitry is:
4,4 3,3
(7.3.3)
00 01 02 03 04 10 II 12 13 14 20 21 22 23 24 30 31 32 3 3 34 40 41 42 43 44
3 3'
Figure 7.3.7: 5-Valued Map of Zg
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From Table 6.5.4, the output function f^ of 0-redundant 
circuitry is;
^3
0 , 0  1 , 1 0 , 0 0 , 0  2 , 2  0 , 0  0 , 0  1 , 1 1 , 1 0 , 0  2 , 2
^ 0  = (  ’'a ^ 3  ■f  x ^  X 3  +  x ^  X g X 3  + X i  X g
0 , 0  1 , 1 3 , 3 0 , 0  2 , 2  3 , 3  0 , 0  1 , 1 4 , 4 0 , 0  2 ,
* 3
+  X ^ _  X g  X 3  +  X ^  X g X 3  4 ■ X ^  X
function fQ can be minimized as follows:
0 , 0  0 , 0 1 , 1 2 , 2  0 , 0  1 , 1  1 , 1 2 , 2 0 , 0  3
^ 0  =
[  X 3 _ X 3 C + Xg) + x ^  X 3  C Xg + X g ) 4 -
1 , 1  2 , 2 0 , 0  4 , 4  1 , 1  2 , 2  f
(  % 2  +  ^ 2 ^
% 1  Xj (  % 2  + Xj)]
0 , 0  1 , 2 0 , 0 0 , 0  1 , 2  1 , 1  0 , 0  1 , 2 3 , 3 0 , 0  1 , 2
[  % 2
^ 3  •I- X ^  X g  X 3  +  X ^  X g X 3  4 - Xi Xg
0 , 0  1 , 2 0 , 0 1 , 1  3 , 3  4 , 4  j .
[ X i  X g (  X 3 +  X3 +  X3 +  X 3)]
0 , 0  1 , 2 0 , 0 3 , 4  /
= [ X ] _  X 2 C X 3 +  X 3)]
By using Equation (3.2.2), we get:
0,0 1,2 2,2 / 
fo = ( X])'
0,0 1,2 2,2 
= ( C7.3.4)
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K-Red i r ont C ir c u i tr y  ^
i D
â D - t e >
O'Redundant Circuitryw «MB «B «•
>0
Figure. 7.3.8; Static hazards free circuit of circuit of
Figure 7.3.4.
128
By adding k-redundant circuitry and 0-redundant cir­
cuitry which are realized by the functions f^ and f^ of 
Equations (7.3.3) and (7.3.4), respectively, to the circuit 
of Figure 7.3.4, static hazard free cricuit can be obtained 
as shown in Figure 7,3.8.
CHAPTER VIII
CONCLUSION
In this dissertation, two potentially implementable 
multi-valued algebras were given. Simple relations between 
these two algebras were presented and by using them one can 
obtain one system from the other. Multi-valued partial deri­
vative and multi-valued total differential were introduced. 
Multi-valued partial derivative is used for test derivation 
for detecting single faults in multi-valued combinational 
circuits.
Two procedures for detecting and eliminating static 
hazards in asynchronous multi-level multi-valued combina­
tional circuits have been presented. Since these procedures 
are derived for general multi-level multi-valued circuits, 
most previously published static hazard detection and eli­
mination methods [32-38] for two-level two-valued circuit 
becomes special cases of these general procedures.
This work can be expanded to include test derivation 
for detecting multiple faults in multi-valued combinational 
circuit using multi-valued digital calculus. Dynamic hazard 
in multi-valued combinational circuits can be detected and 
eliminated by using multi-valued digital calculus. Fault
detection and hazard detection of multi-valued sequential 




A.1 Equivalent Normal Form of Example 6.5.3
The following are the equations of the equivalent 
normal (ENF) of the circuit of Figure 6.5.4 of Example 6.5.3.
z = hi h; = (g^ + gjJh^ (93 + 94)h.
= (9i + 9n ) C93 + 9 a )Ihi 2hi 3h, 4h,
‘ *’s
+ fj + (®4 ■*■ ®5 ®6'gjhj^ *^4 ■*■ ^5
(e, + e, + e~ ) (f̂  + f, + f.. )
^l^i Si^i Si^i 93^2 93^2 Sghg
+ (e, + e, + e^ ) (f. + f^ + fg  ̂ )
^1^1 9l^l 9^^^ 94^2 94^2 94Ü2
+ (e- + e. + e, ) (f, + f- + )
92^1 92%! '’92hi ^93h2 gghg ^gjhj
+ (e. + e_ + e, ) (f. + fg + fg )
92%! 692%! S 4II2 94h2 94h2
e, f, + e, f_ + e, f^
9l^i 93^2 9%%^ g^h2
+ e^ f- + e, fj + e, f~
91%! Ig3h2 ^9ihi ^92h2 ^9ihi ^gjhj
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+ f, + e, + e, f-
91%! 93*'2 91^1 93*'2 « A  93^2
+ e, f. + f, + f,
^4^2 ^1^1 ^4^2 -^1^1 ^4^2
®2 ^4 + ®2 ^5 + ®2 ^6
^ l \  ^4^2 ^1^1 ^4^2 ^1^1 ^4^2
e- f- + e- f- + f^
9i:^ ^94^2 9i&i 5g4h2
+ e . f, + e. f + e. f-
^ 2 \  9gh2 gghi ^gghz gghi ^gjhj
+ Sg f, + e, £, + e, f,
92^1 93&2 ^92^1 «g^h^ ^gjhj
+ 8g f. + e. f + e. f-
92^1 93II2 gghi ^gjhg 92*'i 93^2
®4 ®4 ^5 ®4 ■̂6
^2^1 '^4^2 ^2^1 94^2 ^2 1 94 2
^ ®5 ®5 + Sc f(-
92^1 ■94^2 92^1 5g4&2 92hi
+ f .  + e^ fq + e- f.
?2^1 ^4^2 ^2^1 ^4^2 ^2^1 94^2
W 2 "■ (2-31*21 e^gihi (^-^s's'fgggh.
+ Cl-a-a.)3“4^e^gj_h^ *'̂ l'=2  ̂f ̂ • ̂ 3^4U^g^■1^3 2 ■2^1“1
"-=3=4'€293^2 + (^-3334> e^g.h^ (^'Vs'f^ggh.
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+ ^ *^5^6^e3g^h^
+ ^2 (l.d^dglg^g^h^ + 2̂-a3_a2)g^g^li^
‘̂ •■53«4>f5g,h2 + ' = - V 2>e,g^h^
+ (l-a_a.)3*4!e2g^hi <̂ ‘̂̂ 3^4>e2gjh2
t4-d,d,)« + (l-a,a^). _ , (S-d^d^)
■5^4^23"4'f;g^hT " i--"3"4'e2g2hi '"'"S-g'fgg^h^
(4-4344)fgg^h; + (3-35*6)3 ,9 .h. (3 -4535)ySlhl ' 5 G'fgg^h;
+  ( 4 - = l = 2 ) f 2 g 3 h 2  e^g^hj_
(2*0304) + (3'bib2)g^g^h^ (2 .0g0g)g^g^h^^
+ C2'b_b,)3‘>4)e5gjhi (4-=l=2)f^g3h2 + (2-b3b4)e.g2hi
(2-=3=4)f2g3h2 + (2-‘>3’='4) (2-=5=6) fjjjhj
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^2-=3=4>fjg3h2 "
+ [S'bibzlg^g^hi < -^'V2’f^g^h2 ■"
(4 -4344)f^g^h, + (S-blbz'e^gzhi 
" + (:-G3b4'ssg,h,
<4-43'Î4)j^g^h2 + (3 -353;,
' “ •'=3"4>a;g3h3 ( 4 - 3 , (^•‘’̂ ^s'e^g^h,
(4 -4334, +  '^-"S^e’a^g^h, '^-454«)f;g^h3
= 2 a^ a^ c^ Cg + 2*a^
®1^1^1 ®1^1^1 ^1^3^2 ^1^3^2 1
a C3 C4 + 2 .a a,
®1^1^1 ^2^3^2 ^2^3^2 ®1^1^1 ®1^1-1
Cg Cg + 1 *3,3 a* c,
^3^3^^2 ^3^3^2 ®2^1^1 ®2^ A  ^I^3^2
^2^ ^ ^"^3 ^4 ^3 ^4
1^3^2 ®2^1^1 ®2^1^1 ^2'^3^2 ^2^3^2
+ 1*33 34 Cg Cg + 3*3g
®2- l \  ®2^1^1 ^2*^3^2 ^3^3^2 ®3^1^1
3 g c, Cg + 2 *3 g 3 g ,
®3^1^1 ^1^3^2 ^1^3^2 ®3^l\ ®3^1^1
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C- C a + 2" & c  ^5
^2^3^2 ® 3 ^ A  ®3^1^1 ^3^3^2
+ 1 • a.
^3^ 3^2 ® I ^ A  ® I ^ A  ^4^4^2 ^4^4^2
+ 2 »a_ a_ d, d. + 2 «a,
®I^1^1 ®1^1^1 ^5^4^2 ^5^4^2
'̂6. . . l'®3_ _ . ®4.
6^4^2 ^6^4^2 ®2^1^1 ®2^1^1
d, d« + 1'3-3 3. d-, d.
f4^4^I ^494^1 ®29l^l ® 2 ? A  ^594^2 ^594^2
+ a dç dg
®e92^1 ®292^1 ‘694^2 ^694^2
+ l*a_ ag
®39i^1 ®39i^1
d, d, . + 3'a.c ag d^
^•494^  ^494^1 ® 3 9 i h  "®39ihi ^594^2
+ 3*at- ag dm dg
^ 594^2 ®39i^i ®39i^i ^594^2 694^2
+ 3"b + 2 *b,
^®492^1 ^®492^1 ^i93^2 ^i93^2 ®492^1
bm Cm c. + 2.bu bm
®492^1 ^293^2 ^293^2 ®492^1 ®492^1
Cm Cg. + 2 'b_ b. >-■,
^393^2 ^393^2 ®S92^1 ^592^1 193^2
■193^2
+ 2 'b.
3592^1 ^592^1 ^293^2 ^293^^2
+ 2'b b.




hf. c, c_ + 2*b_ bg
®6^2^1 ^1^3^2 ®6^2^1 ®6^2^1
c-3 C m + 2*bg b- C-
^2^3^2 ^2^3^2 ®6^2^1 ®6^2^ ^3^3^2
Cf. + I'bu b_ d, d-
^3^3^2 ®4^2^ ®4^2^1 ^4^4^2 ^4^4^2
+ 3*b- . b- d- d . + 3*b,
®4^2^1 ®4^2^1 ^5^4^2 ^5^4^2 ®4^2^1
b- dm dg + I'bg b.
®4^2^1 ^6^4^2 ^6^4^2 ®5^2^1 ®5^2^1
d, dm + 2'b_ b . d_
^494^2 "494^2 Ggg^hi e^g^hi 2594^2
d . + 2'b_ b . dm dg
^594^2 ®592^i ® s92^1 ^594^2 ^594^2
+ I'bm bg d, dm + 4'bm
® 692h '^692\ ^494^2 ^494^2 ®692^1
bm dm d. + 3'b_ bg
Gggzhi Sfsgahg Segggh;^ egg^hi
dm dg (A.1.1)
^^594^2 ^694^2
By substituting the input variable of the circuit of 
Figure 6.5.4 into Equation (A.1.1) r we obtain;
3,3 0,0 3,3 0,1
Xi X3 x^ . X3
^l®l9l-^l ^2®i9i^1 '^1^i93^"2 ^̂ 2 î 93^2
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3.3 0,1 3,3 0,1
+ 2* X- X g .  x^ X g
^1® A ^1 ^2®1^1^2 ‘̂ 3^2^3^2 ‘̂ 4^2^3^2
3.3 0,1 .4,4 2,3
+ 2* X ,  .  X g  X g  X g
V l ^ l ^ l  ^2®1^1^1 °5^3^3^2 Cgfggghg
4.4 2,3 3,3 0,1
+ 1* X g  -...- X - .   X ,  ■ X -
^3®2^1^1 ^4®_25.1^1 ^1^1^2^2 ^2^1^3^2
4.4 2,3 3,3 Ô7Ï
+ 1* X g  X -  X ,  X g
^3®2^1^1, ^4®2^1^1 ^3^2^3^2 ^4^2^3^2
4 4 2,3 4,4 2,3
^ X  X  X
'*’ ^ ^ ^ 4 ® 2 ^ A  ^°5^3^3^2 ^^6^3^3^2
0,0 2,2 3,3 0,1
+ 3* X ,  X -  X ,  X g
=1*i53*'i =2*i 53*'2
0,0 2,2 3,3 Ô7T
+ 2* X ,  X g  X ,  X g
*59391^1 ^ ® 6 ® 3 9 A  ■=3*293*'2 =4*293*'2
0,0 2,2 4,4 2,3
+ 2* X ^  X g  X g  X g
^5®3^1^1 ^6®3^1^1 Cgfggghg CgfgÇghg
3,3 0,1 4,4 2,3
+ 1- X, Xg Xg Xg
^1®1^1 1 ^2®1^1 1 ^1 4^4^2 '^2^4^4^2
3.3 0,1 0,0 0,1
+ 2* X ,  X g  X ,  X g
^1®1^ A  ^2®1^ A  ‘̂ 3^5^4^2 ‘̂ 4^5^4^2
3.3 0,1 0,0 2,2
+ 2* X ,  X g  X .  X g
^1® A ^1 ^2®1^ A  ^5^6'^4^2 ‘̂ 6^5^4^2
4.4 2,3 4,4 ITT
“t* 1* X« Xo
^3®2^1^1 ^4®2^1^1 ^^^494^1 '^2^4^4^1
4,4 2,3 0,0 0,1
^^3®2^1^1 ^^4®2^1^1 ^^3^5^4^2 ^'^4 5̂̂ 4̂ 2
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4,4 2,3 0,0 2,2
+ 1* ^2 Xg
^3®2^I^1 ^4®2^1^1 dgfgg^h2
0,0 2,2 4,4 273
+ 1* X, X^ -: X, X,
^ 5 ® 3 9 i“i *6=391^1 ^l*494*'l '^2^494‘'l
0 , 0  2,2 0,0 0,1
+ 3* X, . Xq X, x_
^ 5 ® 3 ^ A  ^6®3^1^1 ’ ^3^5^4^2 ^4^5^4^2
0,0 2,2 0,0 2,2
+ 3' X. Xg X, X-
^■S^S^l^l ^ 6 ® 3 ^ A  ‘̂ 5^5^4^2 ‘̂ 6*6^4^2
3.3 ÏÏ7T 3,3 0,1
+ 3* X, X- X, X,
^1®4^2^1 ^2®4^2^1 °1^1^3^2 ‘̂ 2^1^3^2
3.3 ÏÏ7Ô 3,3 Ô7T
+ 2* X, x« X, x_
^1®4^2^1 ^2®4^2^1 *^3^2^3^2 '^4^2^3^2
3.3 0,1 4,4 2,3
+ 2- x^ - -- X, . x_ X,
^1®4^2^1 ^2®4^2^1 *^5^3^3^2 ^6^3^3^2
4.4 ITT 3,3 0,1
+ 2* X- Xi X, X,
'=3®592*'i '=4-?592*'i =1*i93^2 °2*i93*’2
4.4 2,3 3,3 0,1
+ 2" x_ X- X, X-
^3®5^2^1 ^4®5'2^1 *^3^2^3^2 *^4^2^3^2
4.4 ITT 4,4 2,3
+ 2' x_ x^ x_ X-
^3®5^2^1 ^4®5^2^1 '^5^3^3^2 '^6^3^3^2
0,0 0,1 3,3 0,1
+ 4* X ,  X g  ,. X, x_
^§®6'̂2^1 ^ 6®6 '̂2^1 ^^1^1^3^2 ‘̂ 2^1^3^2
0,0 ÔTT 3,3 ÔTT
+ 2- X ,  X .  X, X -
^5®6^2^1 ^6®&^2^1 '^3^2^3^2 ^4^2^3^2
0,0 ÔTT 4,4 2,3
+  2 '  X -  X -  X ,  x_
^5®6'^2^1 6®6^2^1 *^5^3^3^2 '^5^3^3^2
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3.3 0,1 4,4 2,3
+  1 *  X ,  X q  x «  x «
J - b j ^ e ^ g j h i  b 2 ® 4 9 2 * ' l  ^ 1 * 4 9 4 * ' 2  ^ 2 ^ 4 9 4 * ' 2
3.3 OTT 0,0 0,1
+ 3* X ,  . X - ,  X ,  x^
V 4 9 2 * ' i  I d ^ f a g ^ h ;  ^ d ^ f g C ^ h ;
3.3 Ô7T 0,0 2,2
+ 3» X ,  X -  X ,  X ,
‘ = l ® 4 ^ 2 * ' l  ' = 2 ® 4 9 2 ‘' 1  d g f g g j h g  a g f ^ g ^ h g
4.4 273 4,4 2T3
+  1 * X- . Xo X- . X,
^ 3 8 5 9 2 ^ 1  ^ 4 ® s 9 2 * ' i  ' ^ 1 * 4 5 4 * ' 2  ' ^ 2 * 4 9 4 * ' 2
4.4 273 0,0 0,1
+ 2" x_ X - ,  X ,  X -
* = 3 ® 5 9 2 \  b j e g g ^ h i  I d g f s g a h z
4.4 173 0,0 2,2
+ 2* X- X, X, x_
‘ > 3 ® 5 5 2 * ' i  b a e ^ g ^ h ^  ^ d ^ f ^ g ^ h ^
0 , 0  Ô 7 T  4 , 4  I T T
+ 1* X .  X -  X «  Xt
^ 5 ® 6 ^ 2 ^ 1  ^ 6 ® 6 ? 2 ^ 1  ^ 1 ^ 4 ^ 4 ^ 2  ‘^ 2 ^ 4 ^ 4 ^ 2
0 , 0  Ô 7 Ï  0 , 0  0 , 1
+ 4* X, X- X, X-
^ ^ 5 ® 6 ^ 2 ^ 1  ^ b g e g g g h i  l a g f ^ g ^ h g  Z d ^ f ^ g ^ h g
0 , 0  Ô T T  0 , 0  2 , 2
+  3 *  X t  X ,  X ,  X -
^ 5 ® 6 ^ 2 \  b e S g g g h i  ^ d g f g g ^ h g  ^ d g f g g ^ h g
(A.1.2)
A,2 Minimal Sets of Parallel Paths of Example 6.5.3
The sets of longest parallel paths for the input
3,3 0,1 4,4 2,3 0,0 2,2 0,1
variables x̂ ,̂ x^, X2 » x^, x̂ _, Xg and %2 that can be
obtained from Equation (A.1.2) are respectively;
»
[ (^^2 ®̂ 2 ^̂ 1  ̂^ 2  ̂' ̂ ^l'^2^^3^^ 2  ̂̂  ̂ ^3^^2^^3^^ 2 ^ ' ̂ ^2^^4^^2^^ 2  ̂̂ '
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[ g ̂ ̂ 3 ̂ ̂ 2 ̂ ̂ 2 ̂  ̂̂ *̂ 2 ̂ ̂ 4 ̂ ̂ 4 ̂ ̂ 2 ̂ ̂ ̂ 4̂ ̂ ^5 ̂ ^2^^1^ ̂ *
[ (ë^fSg/g^f h.-|̂ ) t (^^f^gf9^f^2^ * (^^f^gf9^f^2  ̂̂ ^^6^^2^^1 ̂ ̂  ^
[(ag^e^/g^/h^), (dgffgfg^/hg)]' and [(d^ff^fg^yhg), (bg,6g,g2,h^)]
The searching trees for the first five sets of Xongest 
paraXXeX paths are shown in Figures (A.2.X), (A.2.2), (A.2.3) 
(A.2.4) , and (A.2.5),, respectively. The last two sets of 
longest parallel paths and all sets of parallel paths that 
can be obtained from the searching trees of Figures (A.2.1),
(A.2.2), (A.2.3), (A.2.4) and (A.2.5) are listed below. A 
number is assigned to each set to represent this set.
(1) (ag,e2 ,g^,h^) and (dgffgfg^fhg)
(2) (d^,fg,g^,h2) and Cbg,eg,g2,hi)
(3) Ca3_,e^,g3_,h^) , Cc^,f^,g3,h2) , (C3 ,f2 ,g3,h2)and(b^,e4 ,g2 ,h^)
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(5) (a^,e^,g^,h^),(e^,f^,g2,h2) and (C2,f2,g2,h2)
C6) (C^yf^,g2,h2),(c2,f2fg2,h2) and (b^,e^,g2,h^)
(7) (a^,e^,g^fh^),(c3,f2,g2,h2) and (b^,e^,g2,h^)
(8) (a^re^,g^,h^) and (c^,f^,g2,h2)
tlO) (a^,e^,g^,h^) and (b^,e^,g2,h^)
(11) (c^ff^rg^fbg) and (C2,f2,g2,h2)
(12) Cc^,f^,g3,h2) and (b^,e^,g2,h^)
(13) (C2,f2,g3,h2) and (b^,e^,g2,h^)
(14) (aj^,e^,g^) and (b^,e^,g2)




(18) Ca2 /e^,gj_,h^) , (c^,f2/g3,h2) and (b2,e4 ,g2 ,h^)
(19) (C2 ff]_/g3 rh2) f (c^,f2/g3/h2) and (b2 ,e^,g2 ,h^)
(20) , {C2ffir92'^2'^ and (c^ffg/g^fh^)
(21) (a2 ,e^,g^,h^),(C2,fi,g3,h2) and (b2,e^,g2 ,hj_)
(22) (a2 ,e^,g^,h^) and (C2, g 3/h2)
(23) (a2 ,e^,g^,h^) and (c^,f2 ,g3,h2)
(24) (a2 ,e^,g^,h^) and (k^fe^/gg/h^)
(25) (C2,fi,g3,h2) and (c^,f2,g3,h2)
(26) (C2,fi,g3 ,h2) and (k^fS^rggrhi)
(28) (a2 ,e^,g^) and (b2 /e^,g2 )
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(29) (Cg/f^/gg) and
(30) (Cgff^) and (c^ffg)
(32) (a2,e2 ,g]_/h^) / (d^,f^,g^,h2) and (b,,e , ; , g , )
(33) (Cg,f3,g3,h2) f (dj^,f4 ,g^,h2) and (b,,ec;,g,,hT )3,=g,y2'"i'
(34) (a3,e2,g2 ,h^),(c3,f3 ,g3,h2) and (d^ff^rg^/h^)
(35) (a3 ,e2,g2 fhi),(Cg,f3,g3,h2) and (b^, ©t, ,g, ,h^ )3''=5'^2'“1'
(37) (a3,©2,g]_/h^) and (d^,f^,g^,h2)
(38) (a3,e2/g2̂ fh^) and (b^fe^rg^fh])
(39) (Cg,f3,g3 ,h2) and (d^rf^fg^fhg)
(40) (Cg,f3,g3,h2) and (b3,eg,g2 ,h^)
(41) (d^,f^,g^,h2 ) and (b^fS^fg^fh^)
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(42) and
(43) (Cg/fg/gg) and (d^,f^,g^)
( 44 )  ( ^ C Q , f ^ , q ^ , h ^ ) , ( A j ^ , e 2 , S i r h ^ ) r ( ^ ^ 2 ' ^ A ' ^ ^ ' ^ 2 ^  (5 ^ , 6 5 , g g f h ^ )
(45) (Cg/f2/g 2 f ^ ^ ^4^^4^^2  ̂ snd ( b ^ ^ ^ g 2 ^h^)
(46) (a^,e2,92,h^),(d2,f4,g4fh2) and (b^,eg,g2 ,h^)
(47) (Cg,f2,g2,h2)'(^4'®2'9l'^l) (d,ff^fg^fh?)2'^4'%4' 2'
(48) (Cg,f2,g3,b2), (a^,e2/g^rh^) and (b^,e2 ,g2/h^)
(49) (Cg,f2,g2 fh.2) and (a^,e2/g3_fh^)
(50) CCg,f2,g2,b2) and (d2^f4 ,g4,h2)
(51) (Cg,f2,g2 ,h2) and (b^,eg,g2/h^)
(52) (a^,e2,gi,h^) and (d2,f4 ,g4,h2)
(53) (a^,e2/g-|_/b̂ ) and (ba,eq,gT,hi)
(54) (̂ 2 ,2 4 ,9 4 ,^2 ) and (b4 ,eg,g2 ,ĥ )
144
(55) (Cgffgfg^) and 2'"4'%4'
(56) (a^feg/g^) and (b^fe^fg^)
(57) Cag^e^fg^fh^)/ (dgffgfg^fh2)f and (bgfSgfg2fb^)
(58) (ag,eg,g^,h^), Cdg,fg,g^,h2) and (bg,eg,g2 ,h^)
(59) (dg,fg/g^^h2) / (dg,fgfg^fb2) and (bg^Sg^g2 fh.2̂)
(50) (agfGg/g^fh^)t (dg^fg^g^^hg) and (dg/fgfg^;h2)
(61) (ag,eg,g^,h^),(dg,fg,g4 ,h2) and (bg,eg,g2 ,h^)
C62) (ag,eg,g^,h^) and Cdg,fg,g^,h2)
(63) (ag,eg,g^,h^) and (dg,fg,g^,h2)
(64) (ag,eg,g^,h^) and (bg,eg,g2,h^)
(65) (dg,fg,g^,h2) and (dg,fg,g^,h2)
(66) {dg,fgrg^,h2) and Cbg,eg,g2,h^)
(67) (dgffgrg^fb^) and (bg,eg,g2 /hj_)
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(68) Ca^fS^/g^) and
(69) (dg/fgfg^) and (dg,fg,g^)
(70) (dgffg) and (dg,fg)
The minimal sets of parallel paths can be obtained 
by using the minimal covering table as shown in Table 6.5.3. 
The above seventy sets of parallel paths correspond to the 
columns of Table A.2.1. While its rows correspond to the 
letters that are shown at the inputs of the gates of Figure 
6.5.4. Some of the minimal sets that can be obtained from 
Table A.2.1 are:
'-^^2'^6'^1'^3'^2^ (^2'^5'92'93 ^2  ̂'
, { f ^ r f ^ r g ^ r g ^ r h ^ ) (^l'^6'9l'93 ^2  ̂'
(fl'fs'92'93'h2) , (fi,Eg,92'93'^^) (dgffg/g^rgg h2) /
,Cd3,f2'92'93'h2) (d^'^2'92'93 ^2  ̂'
(^3'^l'^l'93'b2) (^3'^1'92'93
^2 ̂ (^3'^l'9i'93 h ^ )  /
r Cf^  ̂  ̂?2 ̂ ^ ^^3'^2'^1'^3 h^) /
! (f 2 ̂ ̂ 5 ' ' *̂ 3 ' ^ ^^2'^6'^1'^3 h^) ,
(d.3 , f  2 f g  2> ^  2 * ̂ 1^ r (dg ; f 2 / g2 ̂ ?3 ' ̂ 2_̂ (^2 f ̂ ^'9^/92 h^) ,
(^^f^gfg2f9gfb^) ! (^2 f f /g2 ' 93 ̂ (d^'^1'92'93 h^) ,
and (f^yfg,g2 ,g2 h -|_) .
1 2 3 4 9 ft 7 8 « 10 11 t2 13 14 15 »  17 11 19 20 21 22 23 24 25 2ft 27 21 29 30 31 32 33 34 35 36 37 38 3$ 40 41 42 43 44 45 46 47 41 49 SO 51 52 53 54 55 56 57 51 59 60 61 62 63 64 65 6 6 67 68 69 70 
x m s s s s s  ft
s m % m m % m , m
ft ft ft ft m m ft
ft ft ft ft ft ft ft ft
ft ft ft ft ft ft ft ft
ft ft ft ft ft ft ft H
ft ft ft ft ft ft ft ft
ft ft ft ft ft ft ft
»
ft ft ft ft ft ft ft ft ft
ft ft ft ft ft ft k ft ft
ft ft ft ft ft ft ft ft ft
r ft ft ft ft ft ft ft ft
ft ft ft ft ft ft ft ft,
ft ft ft ft ft ft ftr
ft ft ft ft ft ft ft ft
tft ft ft ft ft ' ft ft ft
ft ft ft ft ft ft ft ft ft
ft ft ft ft ft ft ft ft ft
a s s ' s é a a  a a a a à * % k a
a a a a a a a a | a a a a a a a , a
a a a a a a a a a a a a k a a i
a a a a a a a a ' a a a a a a a
a a a a a a  M a a
a a a a i a a i t a a a a a i a a a a  
a a a à à a a a a a a a a & a a a a
a a a a a a a a a a a a a a a a
a a a a a a a a a a a a a a a
a a a a a a a a a
a a a a a a  a a a a a
a a a a a a a a a a a a a a a a  a a a a a a a a  a a a a a a a a a a a a a a a a  a
a a a a a  a a a" a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a a
a a a a.a a a a a a a a a a a a  a a a a a a a a a a a a a a a a a a a a  a
a a a a a a a a a a a a a a  a a a m ,  a a a a a z a  a a a  a
a a a a a a a a a  a a a a a  a a a a a a  a a a a a a a a a a  a a a a a a a a a a a a a a a a a a a  a a
a a a a a a a a a  a a a a a a a a a a a a a a  a a a a a a a a a a  a a a a a a a a a a a  a a a a a a a a a a
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TABLE A.2.1 
Minimal Covering Table for Example 6.5.3
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FIGURE A.2.2; Searching Tree for Set [(a^,e^yg^fh^^) , (c^zf^^zg^zhg) 
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FIGURE A , 2.3: Searching Tree for Set [ ,
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FIGURE A.2.4; Searching Tree for Set [(Cgff^ag^ahg) ,
(d2 /f4 /g4 fh2) (h^,e^ agg f h^)].
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